Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | synth-disp_vhdl: handle record for input ports. | Tristan Gingold | 2019-09-03 | 1 | -1/+3 |
* | synth: use original entity to display netlist. | Tristan Gingold | 2019-07-23 | 1 | -0/+27 |
index : iCE40/ghdl | ||
[no description] |
aboutsummaryrefslogtreecommitdiffstats |
Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | synth-disp_vhdl: handle record for input ports. | Tristan Gingold | 2019-09-03 | 1 | -1/+3 |
* | synth: use original entity to display netlist. | Tristan Gingold | 2019-07-23 | 1 | -0/+27 |