index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
synth
/
netlists.adb
Commit message (
Expand
)
Author
Age
Files
Lines
*
netlists: remove get_parent renaming for input.
Tristan Gingold
2019-10-06
1
-1
/
+1
*
netlists: remove renaming of Get_Parent for Net.
Tristan Gingold
2019-10-06
1
-1
/
+1
*
netlists: remove get_name renaming for modules.
Tristan Gingold
2019-10-06
1
-1
/
+1
*
synth: allow entities with no ports.
Tristan Gingold
2019-09-25
1
-1
/
+0
*
synth-inference: detect false loop.
Tristan Gingold
2019-09-17
1
-0
/
+5
*
synth: add support for memories.
Tristan Gingold
2019-07-29
1
-5
/
+14
*
synth: use original entity to display netlist.
Tristan Gingold
2019-07-23
1
-0
/
+6
*
synth: remove bounds (unused) for ports.
Tristan Gingold
2019-07-22
1
-3
/
+1
*
synth: add concatn gate
Tristan Gingold
2019-07-19
1
-18
/
+49
*
synth: display instances in reverse order.
Tristan Gingold
2019-07-10
1
-5
/
+13
*
synth: Move get_input_net to netlists.utils.
Tristan Gingold
2019-06-28
1
-5
/
+0
*
synth: add get_input_net helper.
Tristan Gingold
2019-06-28
1
-0
/
+5
*
synth: defer gates removal after at end of entity synthesis.
Tristan Gingold
2017-02-15
1
-22
/
+16
*
Add netlist generation infrastructure.
Tristan Gingold
2017-01-31
1
-0
/
+812
