aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/netlists-memories.ads
Commit message (Expand)AuthorAgeFilesLines
* synth: minor renaming in netlists-memoriesTristan Gingold2021-06-301-7/+8
* update license headersumarcor2021-02-051-5/+3
* synth: improve support of true dual port rams. For #1069Tristan Gingold2020-05-311-2/+3
* netlists: rework clock handling in memories.Tristan Gingold2020-05-291-1/+2
* synthesis: rework memory inference.Tristan Gingold2020-02-161-1/+1
* synth: rework (again) memory inference.Tristan Gingold2020-02-101-0/+7
* netlists-memories: generate mem_rd_sync gates.Tristan Gingold2019-12-051-1/+0
* netlists-memories: rework.Tristan Gingold2019-12-051-0/+1
* netlists: add code to expand dyn_extract gates (WIP).Tristan Gingold2019-10-271-0/+4
* synth: add netlists-memories to extract memories. Still WIP.Tristan Gingold2019-10-171-0/+26