| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | synth: handle generic mapped packages | Tristan Gingold | 2023-01-05 | 1 | -1/+2 |
| * | simul: handle force/release signal assignments | Tristan Gingold | 2023-01-03 | 1 | -1/+3 |
| * | synth: add support of interface subprogram | Tristan Gingold | 2023-01-03 | 1 | -7/+4 |
| * | synth: elaborate case generate statements | Tristan Gingold | 2023-01-01 | 1 | -0/+11 |
| * | synth: handle copyback associations in any order. | Tristan Gingold | 2022-10-19 | 1 | -12/+30 |
| * | synth: simplify elab-vhdl_annotations | Tristan Gingold | 2022-09-19 | 1 | -15/+3 |
| * | synth: simplify elab-vhdl_annotations | Tristan Gingold | 2022-09-19 | 1 | -189/+31 |
| * | synth: rename vhdl.annotations to elab.vhdl_annotations | Tristan Gingold | 2022-09-19 | 1 | -0/+1535 |
 |
index : iCE40/ghdl | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |