aboutsummaryrefslogtreecommitdiffstats
path: root/python/libghdl/thin/vhdl
Commit message (Expand)AuthorAgeFilesLines
* rework 'python', rename to 'pyGHDL'umarcor2020-12-2717-5380/+0
* py: run blackeine2020-12-162-723/+446
* vhdl: handle locally static attributes on entity/architecture/configurationsTristan Gingold2020-12-082-1188/+1484
* py: run blackeine2020-09-262-723/+445
* vhdl: parse subprogram instantiations. For #1470Tristan Gingold2020-09-242-1110/+1407
* py: run blackeine2020-09-151-2/+1
* vhdl: recognize reduce operations from numeric_std.Tristan Gingold2020-09-141-232/+269
* py undefined symbolsumarcor2020-08-312-5/+5
* ci: run black 20.8b1eine2020-08-271-2/+2
* python: execute 'black'eine2020-08-2310-929/+698
* vhdl: recognize more operators for std_logic_unsigned/signed.Tristan Gingold2020-08-071-174/+200
* vhdl: recognize more std_logic_arith operators.Tristan Gingold2020-08-071-116/+128
* vhdl: parse and analyze force/release signal assignment statements.Tristan Gingold2020-08-012-273/+296
* vhdl: add force and release tokens. For #1416Tristan Gingold2020-08-011-53/+55
* vhdl: replace base_type with parent_type in nodesTristan Gingold2020-07-222-5/+5
* synth: handle std_logic_signed.conv_integer. For ghdl/ghdl-yosys-plugin#126Tristan Gingold2020-06-191-130/+131
* vhdl: decode to_x01 (from ieee.std_logic_1164)Tristan Gingold2020-06-191-370/+388
* vhdl: create default configuration for a vunit. Fix #1372Tristan Gingold2020-06-153-435/+444
* vhdl: analyze and synth concurrent statements in vunit. Fix #1366Tristan Gingold2020-06-121-0/+5
* Synthesis of PSL prev function.Tristan Gingold2020-06-022-5/+5
* vhdl: parse PSL prev/stable/rose/fell builtin calls. For #662Tristan Gingold2020-06-023-117/+155
* synth: handle reduction operators. Fix #1342Tristan Gingold2020-05-271-362/+366
* vhdl-nodes: Rename and move shift/rotate predefined functions. Fix #1325Tristan Gingold2020-05-191-37/+37
* synth: handle functional call to numeric_std binary operators. For #1313Tristan Gingold2020-05-161-81/+81
* types: introduce Direction_Type, which replaces Iir_Direction.Tristan Gingold2020-04-202-14/+9
* synth-oper: recognize more operations from std_logic_arith.Tristan Gingold2020-04-121-60/+84
* vhdl: recognize math_real.floor. For #1210Tristan Gingold2020-04-111-151/+152
* vhdl: recognize ext/sxt from std_logic_arith.Tristan Gingold2020-04-111-92/+94
* vhdl: recognize comparaison of std_logic_arith.Tristan Gingold2020-04-111-12/+60
* vhdl: add scalar_size. Size of scalar types is computed during analysis.Tristan Gingold2020-04-062-97/+108
* vhdl: recognize reduce functions in std_logic_misc.Tristan Gingold2020-03-281-0/+12
* synth: handle ieee.numeric_std.to_01Tristan Gingold2020-03-221-90/+92
* vhdl: recognize minimum/maximum in numeric_std. For #1168Tristan Gingold2020-03-211-164/+176
* synth: handle more operations from synsopsys packages.Tristan Gingold2020-03-141-77/+79
* vhdl: recognize more std_logic_arith operations.Tristan Gingold2020-03-131-0/+32
* vhdl-ieee-std_logic_arith: recognize more conversions.Tristan Gingold2020-03-111-0/+4
* vhdl: recognize mod/rem operators.Tristan Gingold2020-03-101-162/+174
* synthesis: add option --vendor-library= for synthesis.Tristan Gingold2020-03-102-141/+149
* vhdl: recognize conversion functions from std_logic_1164Tristan Gingold2020-02-181-216/+222
* synth: handle some rotation and shifts. Fix #1077Tristan Gingold2020-01-301-205/+209
* synth: handle matching comparisons. Fix #1109Tristan Gingold2020-01-241-90/+126
* synth: add id_abs gate. For #1101Tristan Gingold2020-01-201-71/+72
* synth: handle more signed operations. For #1101Tristan Gingold2020-01-191-140/+144
* vhdl: recognize predefined shift operators for ieee.numeric_std. For #1077Tristan Gingold2020-01-111-77/+85
* synth: handle ieee.math_real.round Fix #1075Tristan Gingold2020-01-101-50/+51
* ams-vhdl: add support for 'delayed for quantity.Tristan Gingold2019-12-311-25/+28
* ams-vhdl: handle zoh, ltf and ztf attributes.Tristan Gingold2019-12-312-98/+123
* ams-vhdl: add simultaneous null statement.Tristan Gingold2019-12-301-86/+90
* ams-vhdl: add frequency function, minor fixes.Tristan Gingold2019-12-301-180/+181
* ams-vhdl: check nature for record natures and terminals.Tristan Gingold2019-12-302-235/+249
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-10 15:48:43 +0000