iCE40/ghdl - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
*	synth: fix handling of subtype indication in object aliases for vhdl 2008.	Tristan Gingold	2020-03-29	2	-5/+12
*	testsuite/synth: add testcase for previous commit.	Tristan Gingold	2020-03-28	2	-1/+20
*	synth: handle or_reduce from std_logic_misc.	Tristan Gingold	2020-03-28	1	-16/+10
*	vhdl: recognize reduce functions in std_logic_misc.	Tristan Gingold	2020-03-28	5	-1/+154
*	synth-static_oper: add more operation.	Tristan Gingold	2020-03-28	1	-0/+8
*	netlists-memories: add flag_memory_verbose	Tristan Gingold	2020-03-28	1	-2/+7
*	synth-oper: handle to_integer for signed.	Tristan Gingold	2020-03-28	1	-0/+9
*	synth: remove useless note message.	Tristan Gingold	2020-03-28	1	-2/+5
*	testsuite/synth: add testcase for #1069	Tristan Gingold	2020-03-28	9	-0/+611
*	synth: do not emit warning for unassigned but unused signals.	Tristan Gingold	2020-03-28	1	-5/+11
*	libraries/ieee: reimport std_logic_1164 from vhdl 2019	Tristan Gingold	2020-03-28	2	-946/+1008
*	netlists-dump: improve output.	Tristan Gingold	2020-03-28	1	-6/+12
*	synth: preliminary support of multiport rams (using shared variable).	Tristan Gingold	2020-03-28	6	-333/+648
*	synth-stmts: handle return from a function without a return.	Tristan Gingold	2020-03-27	1	-2/+3
*	synth: improve fatal error propagation.	Tristan Gingold	2020-03-27	2	-0/+7
*	synth-static_oper: improve support of unsigned comparisons.	Tristan Gingold	2020-03-27	1	-29/+255
*	testsuite/synth: add a test for multidim arrays.	Tristan Gingold	2020-03-27	3	-0/+67
*	vhdl-sem_names: improve error message for -fsynopsys.	Tristan Gingold	2020-03-26	1	-1/+2
*	synth-expr: handle multi-dimensional arrays for indexed names.	Tristan Gingold	2020-03-26	1	-24/+38
*	synth-expr: handle any object for array attributes.	Tristan Gingold	2020-03-26	5	-60/+95
*	netlists-gates: improve comments.	Tristan Gingold	2020-03-26	1	-1/+4
*	testsuite/synth: add a test for previous commit.	Tristan Gingold	2020-03-26	3	-9/+61
*	synth: handle slices in selected assignments.	Tristan Gingold	2020-03-26	1	-6/+6
*	Makefile.in: add a missing file for gcc sources.	Tristan Gingold	2020-03-26	1	-0/+1
*	termux: setting symlinks explicitly is not required now (its-pointless/gcc_te...	umarcor	2020-03-26	1	-2/+0
*	synth-environment: fix incorrect memory access.	Tristan Gingold	2020-03-25	1	-2/+6
*	Rewrite harness of a test.	Tristan Gingold	2020-03-25	1	-14/+2
*	synth-stmts: handle sequential assertions and report statements.	Tristan Gingold	2020-03-25	1	-4/+96
*	synth-static_oper: handle alias in concatenation.	Tristan Gingold	2020-03-25	2	-3/+5
*	synth-static_oper: handle boolean xor.	Tristan Gingold	2020-03-25	1	-0/+6
*	synth-expr: handle dereference.	Tristan Gingold	2020-03-25	1	-1/+3
*	synth: introduce value_to_string.	Tristan Gingold	2020-03-25	3	-4/+15
*	synth-environment: simplify code.	Tristan Gingold	2020-03-25	1	-9/+5
*	synth: add support for image attribute	Tristan Gingold	2020-03-25	1	-10/+121
*	synth: improve propagation of errors.	Tristan Gingold	2020-03-25	5	-21/+58
*	testsuite/synth: add tests for previous commit.	Tristan Gingold	2020-03-25	3	-0/+67
*	synth: improve handling of aliases.	Tristan Gingold	2020-03-25	3	-40/+51
*	testsuite/synth: add a test for #1159	Tristan Gingold	2020-03-24	2	-0/+26
*	synth: handle package instantiation. Fix #1159	Tristan Gingold	2020-03-24	4	-6/+90
*	vhdl: move get_subprogram_body_origin to vhdl-sem_inst.	Tristan Gingold	2020-03-24	4	-18/+30
*	testsuite/synth: add a test for #1172	Tristan Gingold	2020-03-23	2	-0/+15
*	synth: handle multiple constant declarations. Fix #1172	Tristan Gingold	2020-03-23	3	-12/+25
*	synth: preliminary work for package instantiation. For #1159	Tristan Gingold	2020-03-23	3	-48/+91
*	testsuite/synth: add a test for #1170	Tristan Gingold	2020-03-23	2	-0/+28
*	synth-stmts: apply configuration to block statements. Fix #1170	Tristan Gingold	2020-03-23	1	-0/+3
*	testsuite/synth: add a test for #1169	Tristan Gingold	2020-03-23	2	-0/+32
*	netlists-builders: allow more null nets. Fix #1169	Tristan Gingold	2020-03-23	1	-2/+1
*	testsuite/synth: add a test for #1166	Tristan Gingold	2020-03-23	4	-0/+79
*	synth: add id_inout gate to handle inout behaviour. Fir #1166	Tristan Gingold	2020-03-23	5	-13/+79
*	synth-disp_vhdl: do not wrap inout ports. For #1166	Tristan Gingold	2020-03-22	8	-17/+51