aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* | pyGHDL: codacy issuesumarcor2022-06-201-2/+1
| |
* | Bumped dependencies to support pyTooling ≥2.0.Patrick Lehmann2022-06-199-30/+44
|\ \
| * | Made paths relative, so it can be launched from testsuits directory too.Patrick Lehmann2022-06-191-3/+5
| | |
| * | Enabled AMS support for all VHDL files. Added more [NOT IMPLEMENTED] rules ↵Patrick Lehmann2022-06-193-13/+26
| | | | | | | | | | | | to support VHDL-AMS code.
| * | Checking if all other stuff is working without sanity checks.Patrick Lehmann2022-06-181-0/+1
| | |
| * | Updated dependency to pyVHDLModel to 0.14.4.Patrick Lehmann2022-06-181-1/+1
| | |
| * | Bumped Python package dependencies in pyGHDL.Patrick Lehmann2022-06-183-7/+7
| | |
| * | Fixed failing sanity checks for pyGHDL.dom in coverage job.Patrick Lehmann2022-06-182-4/+6
| | |
| * | Bumped dependency of pyVHDLModel to latest release.Patrick Lehmann2022-06-182-2/+2
| | |
| * | Workaround for Application class.Patrick Lehmann2022-06-181-6/+2
| | |
| * | Bumped dependencies to support pyTooling ≥2.0.Patrick Lehmann2022-06-182-3/+3
| | |
* | | vhdl-sem_lib: do not disable warnings for files in -c/-rTristan Gingold2022-06-191-1/+5
| | |
* | | testsuite/gna: add a test for #2066Tristan Gingold2022-06-193-0/+46
| | |
* | | trans-chap7: translate anonymous subtype of overflow literal. Fox #2066Tristan Gingold2022-06-191-2/+6
| | |
* | | vhdl-sem_expr: check expression index range for aggregate. Fix #2066Tristan Gingold2022-06-191-0/+25
|/ /
* | doc: document all warningsTristan Gingold2022-06-171-23/+122
| |
* | testsuite/synth: add a test for #2099Tristan Gingold2022-06-162-0/+39
| |
* | synth-vhdl_insts(synth_single_input_assoc): handle type conversion.Tristan Gingold2022-06-162-4/+13
| | | | | | | | Fix #2099
* | testsuite/gna: add a test for #2098Tristan Gingold2022-06-162-0/+167
| |
* | vhdl-sem.adb(are_trees_equal): handle simple aggregate.Tristan Gingold2022-06-161-14/+12
| | | | | | | | Fix #2098
* | testsuite/gna: add a test for #2065Tristan Gingold2022-06-164-0/+742
| |
* | vhdl/translate: handle inertial association in recursive instantiationTristan Gingold2022-06-162-2/+16
| | | | | | | | Fix #2065
* | testsuite/gna: add a test for #2097Tristan Gingold2022-06-166-0/+209
| |
* | vhdl-sem_names: handle element and subtype attributes for type conv.Tristan Gingold2022-06-161-22/+26
| | | | | | | | Fix #2097
* | vhdl-sem_expr: do not attribute element or subtype attributes as expr.Tristan Gingold2022-06-161-0/+2
| | | | | | | | For #2097
* | testsuite/gna: add a test for #2071Tristan Gingold2022-06-154-0/+111
| |
* | vhdl: handle 'element in 'range. Fix #2071Tristan Gingold2022-06-152-23/+104
| |
* | Add commentsTristan Gingold2022-06-152-1/+2
| |
* | testsuite/synth: add a test for #2093Tristan Gingold2022-06-153-1/+54
| |
* | netlists-rename: handle handle signal instances. Fix #2093Tristan Gingold2022-06-153-2/+28
| |
* | testsuite/synth: add a test for #2054Tristan Gingold2022-06-142-0/+27
| |
* | src/synth: add netlists.rename to rename identifiers. Fix #2054Tristan Gingold2022-06-144-2/+132
| |
* | testsuite/synth: add a test for #2092Tristan Gingold2022-06-132-0/+36
| |
* | netlists-disp_verilog: do not display blackboxes. Fix #2092Tristan Gingold2022-06-131-0/+5
| |
* | Merge pull request #2094 from antonblanchard/synth-verilog-blockingtgingold2022-06-131-10/+10
|\ \ | | | | | | netlists-disp_verilog: Use blocking assignments in non-clocked blocks
| * | netlists-disp_verilog: Use blocking assignments in non-clocked blocksAnton Blanchard2022-06-131-10/+10
|/ /
* | testsuite/gna: add a test for #2091Tristan Gingold2022-06-123-0/+117
| |
* | vhdl: add a parent field to protected_type_declaration. Fix #2091Tristan Gingold2022-06-123-265/+271
| |
* | testsuite/synth: add a test. close #2080Tristan Gingold2022-06-123-0/+62
| |
* | testsuite/synth: add a test for #2090Tristan Gingold2022-06-122-0/+70
| |
* | synth-vhdl_insts: handle actual conversion function. Fix #2090Tristan Gingold2022-06-121-12/+38
| |
* | testsuite/synth: add a test for #2089Tristan Gingold2022-06-122-0/+49
| |
* | elab-vhdl_insts: eval inertial expressions to get the type. Fix #2089Tristan Gingold2022-06-122-7/+18
| |
* | vhdl-nodes: add Inertial_Flag for association_element_by_expressionTristan Gingold2022-06-127-387/+452
| |
* | testsuite/synth: add tests for #2088Tristan Gingold2022-06-114-0/+117
| |
* | elab-vhdl_types(Synth_Array_Attribute): handle dimension parameterTristan Gingold2022-06-111-1/+3
| | | | | | | | Fix #2088
* | testsuite/synth: add a test for #2086Tristan Gingold2022-06-112-0/+35
| |
* | synth-environment(Merge_Dyn_Insert): disable transformation.Tristan Gingold2022-06-111-1/+3
| | | | | | | | | | | | Do not transform a Dyn_Insert into a Dyn_Insert_En, to avoid spurious latch detection. For #2086
* | netlists-memories: handle negation for In_Conjunction. Fix #2086Tristan Gingold2022-06-111-8/+3
| |
* | synth-vhdl_eval: add support for more operationsTristan Gingold2022-06-111-1/+10
| |
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-02 08:51:36 +0000