aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * Bumped dependecy to pyVHDLModel and added analysis time measurements.Patrick Lehmann2022-12-262-1/+16
| * More adjustments to new symbols.Patrick Lehmann2022-12-263-16/+21
| * New handling of symbols.Patrick Lehmann2022-12-264-39/+74
| * Converted more symbols for packages and contexts.Patrick Lehmann2022-12-253-15/+79
| * Removed declarations of __all__ when not needed by export.Patrick Lehmann2022-12-2513-31/+0
| * Added one-line code documentations.Patrick Lehmann2022-12-255-5/+28
| * Updated pretty printing.Patrick Lehmann2022-12-251-22/+23
* | Merge pull request #2293 from ghdl/paebbels/sphinx-version-limittgingold2022-12-311-2/+2
|\ \
| * | Limit Sphinx to 5.3 <= XX < 6.0Patrick Lehmann2022-12-311-2/+2
|/ /
* | synth: check bounds for pos and val attributesTristan Gingold2022-12-261-3/+10
* | synth: improve support of value attributeTristan Gingold2022-12-263-6/+40
* | simul: handle driving and driving_value attributesTristan Gingold2022-12-265-8/+66
* | synth: handle instance_name attributeTristan Gingold2022-12-265-9/+115
* | Merge pull request #2287 from tmeissner/synth_numeric_std_unsignedtgingold2022-12-264-2/+94
|\ \
| * | synth: add support for numeric_std_unsigned add, sub, fix #2286tmeissner2022-12-264-2/+94
|/ /
* | testsuite/synth: add a test for #2285Tristan Gingold2022-12-262-0/+25
* | synth: add support for to_x01z. Fix #2285Tristan Gingold2022-12-261-1/+3
* | simul: handle transaction attributeTristan Gingold2022-12-262-3/+13
* | simul: allow unassigned top genericsTristan Gingold2022-12-262-3/+9
* | simul: handle aggregate is guarded signal assignment targetTristan Gingold2022-12-261-7/+29
* | vhdl-canon: handle unaffectedTristan Gingold2022-12-262-0/+6
* | synth: add value_sig_val to handle individual signal associationsTristan Gingold2022-12-2612-51/+294
* | synth-vhdl_stmts(Aggregate_Array_Extract): fix offset for vector extractionTristan Gingold2022-12-261-1/+2
|/
* Merge pull request #2282 from Paebbels/paebbels/amstgingold2022-12-2412-35/+247
|\
| * Update pyGHDL/libghdl/flags.pytgingold2022-12-241-1/+1
| * Added missing imports.Patrick Lehmann2022-12-242-4/+7
| * Change needs to be done in pynodes.Patrick Lehmann2022-12-242-0/+21
| * Formatting by black.Patrick Lehmann2022-12-243-10/+13
| * Improved docs-strings.Patrick Lehmann2022-12-243-14/+26
| * Improved doc-strings.Patrick Lehmann2022-12-243-9/+50
| * Tiny fixes.Patrick Lehmann2022-12-243-10/+25
| * Added new flag variables to __all__.Patrick Lehmann2022-12-241-4/+7
| * Exposed new flags from libghdl: mb_comment, fexplicit, frelaxed.Patrick Lehmann2022-12-241-1/+4
| * Enable and disable AMS support based on VHDLVersion.Patrick Lehmann2022-12-243-2/+20
| * Use VHDL library source files also for DOM testcases.Patrick Lehmann2022-12-241-0/+93
|/
* Merge pull request #2283 from Paebbels/paebbels/doctgingold2022-12-243-66/+97
|\
| * Added pycode role.Patrick Lehmann2022-12-241-0/+4
| * Removed/disabled customized Sphinx/BTD extensions.Patrick Lehmann2022-12-241-6/+4
| * Updated Sphinx configuration.Patrick Lehmann2022-12-241-8/+20
| * Improved autoapi template.Patrick Lehmann2022-12-241-30/+76
| * Updated autoapi template.Patrick Lehmann2022-12-241-79/+50
* | Merge pull request #2281 from Paebbels/paebbels/encodingtgingold2022-12-2413-115/+73
|\ \ | |/ |/|
| * Changed '"...".format(...)' to f-strings.Patrick Lehmann2022-12-244-34/+18
| * Code formatting based on black.Patrick Lehmann2022-12-245-70/+37
| * Change encoding to latin-1 for libghdl (to comply with standard).Patrick Lehmann2022-12-246-13/+18
| * Clear errors after error readout.Patrick Lehmann2022-12-241-0/+2
|/
* Merge pull request #2265 from Paebbels/paebbels/DOM-with-documentationtgingold2022-12-2436-395/+1331
|\
| * Bumped pyVHDLModel dependency to v0.18.0.Patrick Lehmann2022-12-231-1/+1
| * We should have asked black first.Patrick Lehmann2022-12-232-3/+6
| * Loading predefined libraries and packages.Patrick Lehmann2022-12-231-0/+2
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-04 07:30:16 +0000