1 files changed, 54 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-ams/ashenden/compliant/packages/cpu.vhd b/testsuite/vests/vhdl-ams/ashenden/compliant/packages/cpu.vhd
new file mode 100644
index 000000000..c961c8837
--- /dev/null
+++ b/testsuite/vests/vhdl-ams/ashenden/compliant/packages/cpu.vhd
@@ -0,0 +1,54 @@
+
+-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- not in book
+
+entity cpu is
+end entity cpu;
+
+-- end not in book
+
+
+
+
+architecture behavioral of cpu is
+begin
+
+  interpreter : process is
+
+    variable instr_reg : work.cpu_types.word;
+    variable instr_opcode : work.cpu_types.opcode;
+
+  begin
+    -- . . .    -- initialize
+    loop
+      -- . . .    -- fetch instruction
+      instr_opcode := work.cpu_types.extract_opcode ( instr_reg );
+      case instr_opcode is
+        when work.cpu_types.op_nop => null;
+        when work.cpu_types.op_breq => -- . . .
+        -- . . .
+        -- not in book
+        when others => null;
+        -- end not in book
+      end case;
+    end loop;
+  end process interpreter;
+
+end architecture behavioral;