aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth
diff options
context:
space:
mode:
Diffstat (limited to 'src/synth')
-rw-r--r--src/synth/synth-vhdl_insts.adb4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/synth/synth-vhdl_insts.adb b/src/synth/synth-vhdl_insts.adb
index 235d9ed8e..b02d2df69 100644
--- a/src/synth/synth-vhdl_insts.adb
+++ b/src/synth/synth-vhdl_insts.adb
@@ -121,6 +121,8 @@ package body Synth.Vhdl_Insts is
end if;
Inter := Get_Generic_Chain (Params.Decl);
while Inter /= Null_Node loop
+ pragma Assert (Get_Kind (Inter)
+ = Iir_Kind_Interface_Constant_Declaration);
if not Is_Equal (Get_Value (Obj.Syn_Inst, Inter),
Get_Value (Params.Syn_Inst, Inter))
then
@@ -131,6 +133,8 @@ package body Synth.Vhdl_Insts is
Inter := Get_Port_Chain (Params.Decl);
while Inter /= Null_Node loop
+ pragma Assert (Get_Kind (Inter)
+ = Iir_Kind_Interface_Signal_Declaration);
if not Is_Fully_Constrained_Type (Get_Type (Inter)) then
if not Are_Types_Equal (Get_Value (Obj.Syn_Inst, Inter).Typ,
Get_Value (Params.Syn_Inst, Inter).Typ)