1 files changed, 40 insertions, 0 deletions
diff --git a/src/synth/synth-insts.ads b/src/synth/synth-insts.ads
new file mode 100644
index 000000000..4c4c8ca81
--- /dev/null
+++ b/src/synth/synth-insts.ads
@@ -0,0 +1,40 @@
+--  Instantiation synthesis.
+--  Copyright (C) 2019 Tristan Gingold
+--
+--  This file is part of GHDL.
+--
+--  This program is free software; you can redistribute it and/or modify
+--  it under the terms of the GNU General Public License as published by
+--  the Free Software Foundation; either version 2 of the License, or
+--  (at your option) any later version.
+--
+--  This program is distributed in the hope that it will be useful,
+--  but WITHOUT ANY WARRANTY; without even the implied warranty of
+--  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+--  GNU General Public License for more details.
+--
+--  You should have received a copy of the GNU General Public License
+--  along with this program; if not, write to the Free Software
+--  Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
+--  MA 02110-1301, USA.
+
+with Types; use Types;
+with Netlists; use Netlists;
+with Vhdl.Nodes; use Vhdl.Nodes;
+
+with Synth.Values; use Synth.Values;
+with Synth.Context; use Synth.Context;
+
+package Synth.Insts is
+   procedure Init;
+   procedure Synth_All_Instances;
+
+   function Mode_To_Port_Kind (Mode : Iir_Mode) return Port_Kind;
+   function Get_Nbr_Wire (Val : Value_Acc) return Uns32;
+
+   procedure Synth_Design_Instantiation_Statement
+     (Syn_Inst : Synth_Instance_Acc; Stmt : Node);
+
+   procedure Synth_Component_Instantiation_Statement
+     (Syn_Inst : Synth_Instance_Acc; Stmt : Node);
+end Synth.Insts;