aboutsummaryrefslogtreecommitdiffstats
path: root/pyGHDL/dom/Literal.py
diff options
context:
space:
mode:
Diffstat (limited to 'pyGHDL/dom/Literal.py')
-rw-r--r--pyGHDL/dom/Literal.py55
1 files changed, 55 insertions, 0 deletions
diff --git a/pyGHDL/dom/Literal.py b/pyGHDL/dom/Literal.py
new file mode 100644
index 000000000..2ed1b5f65
--- /dev/null
+++ b/pyGHDL/dom/Literal.py
@@ -0,0 +1,55 @@
+# =============================================================================
+# ____ _ _ ____ _ _
+# _ __ _ _ / ___| | | | _ \| | __| | ___ _ __ ___
+# | '_ \| | | | | _| |_| | | | | | / _` |/ _ \| '_ ` _ \
+# | |_) | |_| | |_| | _ | |_| | |___ | (_| | (_) | | | | | |
+# | .__/ \__, |\____|_| |_|____/|_____(_)__,_|\___/|_| |_| |_|
+# |_| |___/
+# =============================================================================
+# Authors:
+# Patrick Lehmann
+#
+# Package module: DOM: Interface items (e.g. generic or port)
+#
+# License:
+# ============================================================================
+# Copyright (C) 2019-2021 Tristan Gingold
+#
+# This program is free software: you can redistribute it and/or modify
+# it under the terms of the GNU General Public License as published by
+# the Free Software Foundation, either version 2 of the License, or
+# (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License
+# along with this program. If not, see <gnu.org/licenses>.
+#
+# SPDX-License-Identifier: GPL-2.0-or-later
+# ============================================================================
+from pydecor import export
+
+from pyVHDLModel.VHDLModel import \
+ IntegerLiteral as VHDLModel_IntegerLiteral, \
+ FloatingPointLiteral as VHDLModel_FloatingPointLiteral, \
+ CharacterLiteral as VHDLModel_CharacterLiteral
+
+__all__ = []
+
+
+@export
+class IntegerLiteral(VHDLModel_IntegerLiteral):
+ pass
+
+
+@export
+class FloatingPointLiteral(VHDLModel_FloatingPointLiteral):
+ pass
+
+
+@export
+class CharacterLiteral(VHDLModel_CharacterLiteral):
+ pass