Import vests testsuite

1 files changed, 108 insertions, 0 deletions

diff --git a/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc1904.vhd b/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc1904.vhd
new file mode 100644
index 000000000..ba8f1e9df
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc1904.vhd
@@ -0,0 +1,108 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support.  The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc1904.vhd,v 1.2 2001-10-26 16:30:14 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+package c07s01b00x00p08n01i01904pkg is
+  type    small_int    is range 0 to 7;
+  type    cmd_bus    is array (small_int range <>) of small_int;
+  constant    bus_width    :  small_int := 7;
+end c07s01b00x00p08n01i01904pkg;
+
+use work.c07s01b00x00p08n01i01904pkg.all;
+ENTITY c07s01b00x00p08n01i01904ent_a IS
+  port ( signal in_bus : in cmd_bus (0 to bus_width);
+         signal out_bus : out cmd_bus (0 to bus_width));
+END c07s01b00x00p08n01i01904ent_a;
+
+ARCHITECTURE c07s01b00x00p08n01i01904arch_a OF c07s01b00x00p08n01i01904ent_a IS
+BEGIN
+  assert true;
+END c07s01b00x00p08n01i01904arch_a;
+
+
+use work.c07s01b00x00p08n01i01904pkg.all;
+ENTITY c07s01b00x00p08n01i01904ent IS
+END c07s01b00x00p08n01i01904ent;
+
+ARCHITECTURE c07s01b00x00p08n01i01904arch OF c07s01b00x00p08n01i01904ent IS
+
+  constant    bus_width       : natural    := 7;
+  signal    s_int          : small_int    := 0;
+  signal    ibus, obus, obus2    : cmd_bus(small_int);
+
+  component test
+    port ( signal in_bus    : in  cmd_bus (0 to small_int(bus_width - 1));
+           signal out_bus    : out cmd_bus (0 to small_int(bus_width - 1))); 
+  end component;
+
+BEGIN
+  b: block ( s_int = 0 )
+    signal bool : boolean := false;
+
+    function value return small_int is
+      variable tmp : small_int := 0;
+    begin
+      case tmp is
+        when 0 =>
+          tmp := 0;
+        when others =>
+          tmp := 1;
+      end case;
+      return tmp;
+    end value;
+
+    for c : test use entity work.c07s01b00x00p08n01i01904ent_a(c07s01b00x00p08n01i01904arch_a);
+  begin
+    obus <= (0 => 1, others => value) after 5 ns;
+    s: bool <= s_int = ibus'right(1) after 5 ns;
+    
+    c : test port map ( ibus, s ); -- signal assignment label illegal here 
+
+    p: process ( s_int )
+    begin
+      l: for i in small_int loop
+        assert false
+          report "signal assignment label accepted as primary in a component instantiation port map expression."
+          severity note ;
+        exit l;
+      end loop l;
+    end process p;
+
+  end block b;
+
+  TESTING : PROCESS
+  BEGIN
+    wait for 5 ns;
+    assert FALSE
+      report "***FAILED TEST: c07s01b00x00p08n01i01904 - Signal assignment labels are not permitted as primaries in a component instantiation port map expression."
+      severity ERROR;
+    wait;
+  END PROCESS TESTING;
+
+END c07s01b00x00p08n01i01904arch;