testsuite/synth: add a test for #1889

1 files changed, 21 insertions, 0 deletions

diff --git a/testsuite/synth/issue1889/shiftmux2.vhdl b/testsuite/synth/issue1889/shiftmux2.vhdl
new file mode 100644
index 000000000..619469500
--- /dev/null
+++ b/testsuite/synth/issue1889/shiftmux2.vhdl
@@ -0,0 +1,21 @@
+library IEEE;
+use IEEE.STD_LOGIC_1164.ALL;
+
+entity shiftMux2 is
+  Port (
+    clk : in  std_logic;
+    --inputA
+    inputA : in std_logic;
+    outputB : out std_logic
+  );
+end shiftMux2;
+
+architecture Rtl of shiftMux2 is
+begin
+  process (clk) is
+  begin
+    if rising_edge(clk) then
+      outputB <= inputA;
+    end if;
+  end process;
+end Rtl;