aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/gna/issue645
diff options
context:
space:
mode:
authorTristan Gingold <tgingold@free.fr>2018-11-10 07:34:24 +0100
committerTristan Gingold <tgingold@free.fr>2018-11-10 07:34:24 +0100
commitb9520bab77b8c1949c25fb5ca5bb55d739c8cfda (patch)
tree29da531f28f0f4b5fd0828a16d882e9b31f0bbe7 /testsuite/gna/issue645
parentc59d83d278f2bb72630fc1e015b3c36b28d3b0c7 (diff)
downloadghdl-b9520bab77b8c1949c25fb5ca5bb55d739c8cfda.tar.gz
ghdl-b9520bab77b8c1949c25fb5ca5bb55d739c8cfda.tar.bz2
ghdl-b9520bab77b8c1949c25fb5ca5bb55d739c8cfda.zip
Add testcase for #645.
Close #645
Diffstat (limited to 'testsuite/gna/issue645')
-rw-r--r--testsuite/gna/issue645/foo.vhdl33
-rw-r--r--testsuite/gna/issue645/tb.vhdl16
-rwxr-xr-xtestsuite/gna/issue645/testsuite.sh13
3 files changed, 62 insertions, 0 deletions
diff --git a/testsuite/gna/issue645/foo.vhdl b/testsuite/gna/issue645/foo.vhdl
new file mode 100644
index 000000000..f04737d9e
--- /dev/null
+++ b/testsuite/gna/issue645/foo.vhdl
@@ -0,0 +1,33 @@
+library ieee;
+use ieee.std_logic_1164.all;
+
+package types is
+ type t is array (natural range <>) of std_logic_vector;
+ -- Warning : only compiles with --std=08
+end package;
+
+library ieee;
+use ieee.std_logic_1164.all;
+use work.types.all;
+
+entity foo is
+ generic (n: natural; p: natural);
+ port (clk: in std_logic;
+ din: in std_logic_vector(p-1 downto 0);
+ dout: out t);
+end entity;
+
+architecture rtl of foo is
+ signal REG: t(0 to n-1)(p-1 downto 0); -- !!! CRASH HERE
+begin
+ process (clk)
+ begin
+ if clk'event and clk='1' then
+ for i in 1 to n-1 loop
+ reg(i) <= reg(i-1);
+ end loop;
+ reg(0) <= din;
+ end if;
+ end process;
+ dout <= reg;
+end architecture;
diff --git a/testsuite/gna/issue645/tb.vhdl b/testsuite/gna/issue645/tb.vhdl
new file mode 100644
index 000000000..cf0bf3128
--- /dev/null
+++ b/testsuite/gna/issue645/tb.vhdl
@@ -0,0 +1,16 @@
+entity tb is
+end tb;
+
+library ieee;
+use ieee.std_logic_1164.all;
+use work.types.all;
+
+architecture behav of tb is
+ signal clk : std_logic;
+ signal l : std_logic_vector(31 downto 0);
+ signal res : t(3 downto 0)(31 downto 0);
+begin
+ dut : entity work.foo
+ generic map (n => 4, p => 32)
+ port map (clk, l, res);
+end behav;
diff --git a/testsuite/gna/issue645/testsuite.sh b/testsuite/gna/issue645/testsuite.sh
new file mode 100755
index 000000000..869613b87
--- /dev/null
+++ b/testsuite/gna/issue645/testsuite.sh
@@ -0,0 +1,13 @@
+#! /bin/sh
+
+#exit 0
+. ../../testenv.sh
+
+export GHDL_STD_FLAGS=--std=08
+analyze foo.vhdl
+analyze tb.vhdl
+elab_simulate tb
+
+clean
+
+echo "Test successful"