aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/simulate
diff options
context:
space:
mode:
authorStefan Biereigel <stefan@biereigel.de>2019-03-12 21:37:50 +0100
committertgingold <tgingold@users.noreply.github.com>2019-03-13 08:02:22 +0100
commit5a73edcb5c4e113c0037ef8759c4e3ab9665ee22 (patch)
tree6728a57f59649298f469d14814215086c667be17 /src/vhdl/simulate
parent823147f26c65ed8079803f302d4bd96b162b378d (diff)
downloadghdl-5a73edcb5c4e113c0037ef8759c4e3ab9665ee22.tar.gz
ghdl-5a73edcb5c4e113c0037ef8759c4e3ab9665ee22.tar.bz2
ghdl-5a73edcb5c4e113c0037ef8759c4e3ab9665ee22.zip
fix gnat8 errors for libghdlsynth targets
Diffstat (limited to 'src/vhdl/simulate')
-rw-r--r--src/vhdl/simulate/simul-execution.adb1
-rw-r--r--src/vhdl/simulate/simul-simulation-main.adb2
2 files changed, 0 insertions, 3 deletions
diff --git a/src/vhdl/simulate/simul-execution.adb b/src/vhdl/simulate/simul-execution.adb
index b96e1f173..f034bb9b6 100644
--- a/src/vhdl/simulate/simul-execution.adb
+++ b/src/vhdl/simulate/simul-execution.adb
@@ -584,7 +584,6 @@ package body Simul.Execution is
procedure Assert_Std_Ulogic_Dc (Loc : Iir)
is
- use Grt.Std_Logic_1164;
begin
Execute_Failed_Assertion
("assertion",
diff --git a/src/vhdl/simulate/simul-simulation-main.adb b/src/vhdl/simulate/simul-simulation-main.adb
index 3c6903953..7d6f0e7c7 100644
--- a/src/vhdl/simulate/simul-simulation-main.adb
+++ b/src/vhdl/simulate/simul-simulation-main.adb
@@ -34,7 +34,6 @@ with Grt.Main;
with Simul.Debugger; use Simul.Debugger;
with Simul.Debugger.AMS;
with Grt.Errors;
-with Grt.Rtis;
with Grt.Processes;
with Grt.Signals;
with Areapools; use Areapools;
@@ -1033,7 +1032,6 @@ package body Simul.Simulation.Main is
Sig : Iir_Value_Literal_Acc;
Val : Iir_Value_Literal_Acc)
is
- use Grt.Rtis;
use Grt.Signals;
procedure Create_Signal (Val : Iir_Value_Literal_Acc;