aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/simulate/simul-elaboration.adb
diff options
context:
space:
mode:
authorTristan Gingold <tgingold@free.fr>2017-12-05 05:19:27 +0100
committerTristan Gingold <tgingold@free.fr>2017-12-05 05:19:27 +0100
commit344ca60dd3b9cc8547951a5573b1bb209b3e7b5b (patch)
treef06e09e77138bbc5f900de9c26583594ddf0f821 /src/vhdl/simulate/simul-elaboration.adb
parent237ff6b3749f8e8bcab5040fcb04feeec77da92b (diff)
downloadghdl-344ca60dd3b9cc8547951a5573b1bb209b3e7b5b.tar.gz
ghdl-344ca60dd3b9cc8547951a5573b1bb209b3e7b5b.tar.bz2
ghdl-344ca60dd3b9cc8547951a5573b1bb209b3e7b5b.zip
simul: psl default clock, unaffected waveform.
Diffstat (limited to 'src/vhdl/simulate/simul-elaboration.adb')
-rw-r--r--src/vhdl/simulate/simul-elaboration.adb3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/vhdl/simulate/simul-elaboration.adb b/src/vhdl/simulate/simul-elaboration.adb
index 7cfb0c352..55e40bfa9 100644
--- a/src/vhdl/simulate/simul-elaboration.adb
+++ b/src/vhdl/simulate/simul-elaboration.adb
@@ -2684,6 +2684,9 @@ package body Simul.Elaboration is
when Iir_Kinds_Branch_Quantity_Declaration =>
Elaborate_Branch_Quantity_Declaration (Instance, Decl);
+ when Iir_Kind_Psl_Default_Clock =>
+ null;
+
when others =>
Error_Kind ("elaborate_declaration", Decl);
end case;