aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/synth-vhdl_stmts.ads
diff options
context:
space:
mode:
authorTristan Gingold <tgingold@free.fr>2021-04-28 17:37:26 +0200
committerTristan Gingold <tgingold@free.fr>2021-04-28 17:37:26 +0200
commite3a82f2e6894155cc030680332f31db6f79aba28 (patch)
tree664593aa4fbb76c2f8c8a38d13d31b9335f99472 /src/synth/synth-vhdl_stmts.ads
parenta7334f5837fcc417173254707bc8acfc84120b47 (diff)
downloadghdl-e3a82f2e6894155cc030680332f31db6f79aba28.tar.gz
ghdl-e3a82f2e6894155cc030680332f31db6f79aba28.tar.bz2
ghdl-e3a82f2e6894155cc030680332f31db6f79aba28.zip
synth: file renaming for decls, expr, insts and stmts.
Diffstat (limited to 'src/synth/synth-vhdl_stmts.ads')
-rw-r--r--src/synth/synth-vhdl_stmts.ads167
1 files changed, 167 insertions, 0 deletions
diff --git a/src/synth/synth-vhdl_stmts.ads b/src/synth/synth-vhdl_stmts.ads
new file mode 100644
index 000000000..9621a7c9f
--- /dev/null
+++ b/src/synth/synth-vhdl_stmts.ads
@@ -0,0 +1,167 @@
+-- Statements synthesis.
+-- Copyright (C) 2017 Tristan Gingold
+--
+-- This file is part of GHDL.
+--
+-- This program is free software: you can redistribute it and/or modify
+-- it under the terms of the GNU General Public License as published by
+-- the Free Software Foundation, either version 2 of the License, or
+-- (at your option) any later version.
+--
+-- This program is distributed in the hope that it will be useful,
+-- but WITHOUT ANY WARRANTY; without even the implied warranty of
+-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+-- GNU General Public License for more details.
+--
+-- You should have received a copy of the GNU General Public License
+-- along with this program. If not, see <gnu.org/licenses>.
+
+with Types; use Types;
+with Vhdl.Nodes; use Vhdl.Nodes;
+
+with Netlists; use Netlists;
+
+with Synth.Objtypes; use Synth.Objtypes;
+with Synth.Values; use Synth.Values;
+with Synth.Vhdl_Context; use Synth.Vhdl_Context;
+with Synth.Vhdl_Environment; use Synth.Vhdl_Environment.Env;
+
+package Synth.Vhdl_Stmts is
+ procedure Synth_Subprogram_Association (Subprg_Inst : Synth_Instance_Acc;
+ Caller_Inst : Synth_Instance_Acc;
+ Inter_Chain : Node;
+ Assoc_Chain : Node);
+
+ -- Dynamic index for Synth_Assignment_Prefix.
+ -- As dynamic is about dynamic (!) index, the index is a net.
+ type Dyn_Name is record
+ -- Start and type of the indexed part, which can be a part of the
+ -- base name.
+ Pfx_Off : Value_Offsets;
+ Pfx_Typ : Type_Acc;
+
+ -- Variable offset.
+ Voff : Net;
+ end record;
+
+ No_Dyn_Name : constant Dyn_Name := (Pfx_Off => No_Value_Offsets,
+ Pfx_Typ => null,
+ Voff => No_Net);
+
+ -- Transform PFX into DEST_*.
+ -- DEST_BASE is the base object (with its own typ). Can be the result,
+ -- a net or an object larger than the result.
+ -- DEST_TYP is the type of the result.
+ -- DEST_OFF is the offset, within DEST_DYN.
+ -- DEST_DYN is set (Voff field set) when there is a non-static index.
+ procedure Synth_Assignment_Prefix (Syn_Inst : Synth_Instance_Acc;
+ Pfx : Node;
+ Dest_Base : out Valtyp;
+ Dest_Typ : out Type_Acc;
+ Dest_Off : out Value_Offsets;
+ Dest_Dyn : out Dyn_Name);
+
+ procedure Synth_Assignment (Syn_Inst : Synth_Instance_Acc;
+ Target : Node;
+ Val : Valtyp;
+ Loc : Node);
+
+ function Synth_Read_Memory (Syn_Inst : Synth_Instance_Acc;
+ Obj : Valtyp;
+ Res_Typ : Type_Acc;
+ Off : Uns32;
+ Dyn : Dyn_Name;
+ Loc : Node) return Valtyp;
+
+ function Synth_User_Function_Call
+ (Syn_Inst : Synth_Instance_Acc; Expr : Node) return Valtyp;
+
+ -- Operation implemented by a user function.
+ function Synth_User_Operator (Syn_Inst : Synth_Instance_Acc;
+ Left_Expr : Node;
+ Right_Expr : Node;
+ Expr : Node) return Valtyp;
+
+ -- Generate netlists for concurrent statements STMTS.
+ procedure Synth_Concurrent_Statements
+ (Syn_Inst : Synth_Instance_Acc; Stmts : Node);
+
+ -- Apply attributes of UNIT.
+ procedure Synth_Attribute_Values
+ (Syn_Inst : Synth_Instance_Acc; Unit : Node);
+
+ procedure Synth_Verification_Unit
+ (Syn_Inst : Synth_Instance_Acc; Unit : Node);
+
+ -- For iterators.
+ procedure Update_Index (Rng : Discrete_Range_Type; V : in out Valtyp);
+
+private
+ -- There are 2 execution mode:
+ -- * static: it is like simulation, all the inputs are known, neither
+ -- gates nor signals are generated. This mode is used during
+ -- elaboration and when all inputs of a subprogram are known.
+ -- * dynamic: inputs can be wires so gates are generated. But many types
+ -- (like file or access) cannot be handled.
+ type Mode_Type is (Mode_Static, Mode_Dynamic);
+
+ type Loop_Context (Mode : Mode_Type);
+ type Loop_Context_Acc is access all Loop_Context;
+
+ type Loop_Context (Mode : Mode_Type) is record
+ Prev_Loop : Loop_Context_Acc;
+ Loop_Stmt : Node;
+
+ case Mode is
+ when Mode_Dynamic =>
+ -- Set when this loop has next/exit statements for itself.
+ -- Set to true so that inner loops have to declare W_Quit.
+ Need_Quit : Boolean;
+
+ -- Value of W_En at the entry of the loop.
+ Saved_En : Net;
+
+ -- Set to 0 in case of exit for the loop.
+ -- Set to 0 in case of exit/next for outer loop.
+ -- Initialized to 1.
+ W_Exit : Wire_Id;
+
+ -- Set to 0 if this loop has to be quited because of an
+ -- exit/next for an outer loop. Initialized to 1.
+ W_Quit : Wire_Id;
+
+ -- Mark to release wires.
+ Wire_Mark : Wire_Id;
+ when Mode_Static =>
+ S_Exit : Boolean;
+ S_Quit : Boolean;
+ end case;
+ end record;
+
+ -- Context for sequential statements.
+ type Seq_Context (Mode : Mode_Type) is record
+ Inst : Synth_Instance_Acc;
+
+ Cur_Loop : Loop_Context_Acc;
+
+ Ret_Value : Valtyp;
+ Ret_Typ : Type_Acc;
+ Nbr_Ret : Int32;
+
+ case Mode is
+ when Mode_Dynamic =>
+ -- Enable execution. For loop controls.
+ W_En : Wire_Id;
+
+ W_Ret : Wire_Id;
+
+ -- Return value.
+ W_Val : Wire_Id;
+
+ Ret_Init : Net;
+
+ when Mode_Static =>
+ S_En : Boolean;
+ end case;
+ end record;
+end Synth.Vhdl_Stmts;