aboutsummaryrefslogtreecommitdiffstats
path: root/src/simul/simul-vhdl_simul.ads
diff options
context:
space:
mode:
authorTristan Gingold <tgingold@free.fr>2022-08-18 06:21:17 +0200
committerTristan Gingold <tgingold@free.fr>2022-08-18 06:21:17 +0200
commitfe6edccd9c03f40878cc1d27b07c024407d63bff (patch)
tree556c0f25e5179b112f1209e6f07dbfe9bd9b1d5c /src/simul/simul-vhdl_simul.ads
parent0db659f0d91d57c5b36ae40c3be0f542a4ad75d1 (diff)
downloadghdl-fe6edccd9c03f40878cc1d27b07c024407d63bff.tar.gz
ghdl-fe6edccd9c03f40878cc1d27b07c024407d63bff.tar.bz2
ghdl-fe6edccd9c03f40878cc1d27b07c024407d63bff.zip
ghdlsimul: add an option to debug before elaboration
Diffstat (limited to 'src/simul/simul-vhdl_simul.ads')
-rw-r--r--src/simul/simul-vhdl_simul.ads1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/simul/simul-vhdl_simul.ads b/src/simul/simul-vhdl_simul.ads
index 5e837d454..a929c3fa6 100644
--- a/src/simul/simul-vhdl_simul.ads
+++ b/src/simul/simul-vhdl_simul.ads
@@ -37,6 +37,7 @@ package Simul.Vhdl_Simul is
Trace_Simulation : Boolean := False;
Flag_Interractive : Boolean := False;
+ Flag_Debug_Elab : Boolean := False;
Trace_Residues : Boolean := False;