diff options
author | Tristan Gingold <tgingold@free.fr> | 2019-10-20 21:28:47 +0200 |
---|---|---|
committer | Tristan Gingold <tgingold@free.fr> | 2019-10-20 21:28:47 +0200 |
commit | 9afe3137ceadd3bbd72351b7826bd196ba4b973b (patch) | |
tree | 473193655ca28e6b5562516151ddf0472cf74301 | |
parent | 7a3a15b55ecf876ec7a698b9f775ccebda76c1cf (diff) | |
download | ghdl-9afe3137ceadd3bbd72351b7826bd196ba4b973b.tar.gz ghdl-9afe3137ceadd3bbd72351b7826bd196ba4b973b.tar.bz2 ghdl-9afe3137ceadd3bbd72351b7826bd196ba4b973b.zip |
Add testcase for #983
-rw-r--r-- | testsuite/gna/issue983/test.vhdl | 42 | ||||
-rwxr-xr-x | testsuite/gna/issue983/testsuite.sh | 11 |
2 files changed, 53 insertions, 0 deletions
diff --git a/testsuite/gna/issue983/test.vhdl b/testsuite/gna/issue983/test.vhdl new file mode 100644 index 000000000..ac24def89 --- /dev/null +++ b/testsuite/gna/issue983/test.vhdl @@ -0,0 +1,42 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; + +entity test is +end entity test; + +architecture beh of test is + + signal s_clk : std_logic; + signal s_register : std_logic_vector(7 downto 0); + +begin + + process is + begin + wait until rising_edge(s_clk); + -- In VHDL code, hex/bin literals work + s_register <= x"00"; + s_register <= b"00000000"; + s_register <= "00" & o"00"; + end process; + + default clock is rising_edge(s_clk); + + -- In PSL code they don't work + FOOTER_VALID_hex : cover {s_register = x"00"}; + FOOTER_VALID_bin : cover {s_register = b"00000000"}; + FOOTER_VALID_oct : cover {s_register = "00" & o"00"}; + FOOTER_VALID : cover {s_register = "00000000"}; + + process + begin + for i in 1 to 2 loop + s_clk <= '0'; + wait for 1 ns; + s_clk <= '1'; + wait for 1 ns; + end loop; + wait; + end process; +end architecture beh; diff --git a/testsuite/gna/issue983/testsuite.sh b/testsuite/gna/issue983/testsuite.sh new file mode 100755 index 000000000..1d84c0f57 --- /dev/null +++ b/testsuite/gna/issue983/testsuite.sh @@ -0,0 +1,11 @@ +#! /bin/sh + +. ../../testenv.sh + +export GHDL_STD_FLAGS=--std=08 +analyze test.vhdl +elab_simulate test + +clean + +echo "Test successful" |