blob: 7be4966bc457f4dff410b84c416874c3de052ecd (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
-- Led positions
--
-- I D3
-- r
-- D D2 D5 D4
-- A
-- D1
--
entity leds is
port (clk : in std_logic;
led1, led2, led3, led4, led5 : out std_logic);
end leds;
architecture blink of leds is
signal clk_4hz: std_logic := '0';
constant gates: integer := 3 - 1;
signal max: integer := 3e6;
signal A: std_logic_vector(0 to gates) := ( others => '0');
attribute keep: boolean;
attribute keep of A: signal is true;
signal B: std_logic := '1';
signal C: std_logic := '1';
signal val: std_logic := '0';
signal data: std_logic := '0';
begin
process (clk)
variable counter : unsigned (23 downto 0) := (others => '0');
begin
if rising_edge(clk) then
if counter >= max then
counter := x"000000";
clk_4hz <= not clk_4hz;
else
counter := counter + 1;
end if;
end if;
end process;
GEN:
for i in 0 to gates generate
A(i) <= not A(gates - i);
end generate GEN;
led2 <= clk_4hz;
led3 <= clk_4hz;
led4 <= clk_4hz;
led5 <= clk_4hz;
end;
|
