blob: 4a706f02f17be392b3f9a27e4cdba8d01b8959c4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
library ieee;
use ieee.std_logic_1164.all;
entity test_xnor is port (
sel0, sel1: in std_logic;
c: out std_logic);
end test_xnor;
architecture synth of test_xnor is
begin
c <= sel1 xnor sel0;
end synth;
|