aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/pr61/vector.vhdl
Commit message (Collapse)AuthorAgeFilesLines
* testsuite: move pr tests in issues/Tristan Gingold2019-11-051-15/+0
|
* Sign extend 32b literals (#61)Pepijn de Vos2019-10-161-0/+15
* sign extend 32b literals * Fix undefined behavior Right shift of a signed values is undefined but does arithemetic shift in practice. However, shifting by more than one int width is also undefined but *wraps around*. This caused bit/log to work because it'd shift mod 32. But it actually cause the UL32 to be wrong because it'd just repeat the value rather than extending. * zero pad unsigned and add signed * add testsuite