Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Run testsuite in Travis CI with docker images (#31) | 1138-4EB | 2019-08-16 | 2 | -582/+0 |
| | | | | | | | | | | | | * makefile: use '--build' shortcut to build ghdl.so * move: rename subdir 'ghdl' to 'src' * travis: add travis config file, build script and utils script * testsuite: do not call ghdl explicitly * readme: update | ||||
* | handle utrunc/strunc. For #33 | Tristan Gingold | 2019-08-16 | 1 | -0/+10 |
| | |||||
* | ghdl: initialize for synthesis. | Tristan Gingold | 2019-08-14 | 1 | -2/+7 |
| | |||||
* | Build with libghdl (WIP). | Tristan Gingold | 2019-08-14 | 1 | -1/+1 |
| | |||||
* | add subtract (#30) | Pepijn de Vos | 2019-08-01 | 1 | -0/+4 |
| | |||||
* | add signed compare (#29) | Pepijn de Vos | 2019-07-31 | 1 | -0/+16 |
| | |||||
* | Remove to be deprecated const gates, add concatn, reformat. | Tristan Gingold | 2019-07-31 | 1 | -46/+39 |
| | |||||
* | add const_ul32 support (#28) | Pepijn de Vos | 2019-07-28 | 1 | -3/+46 |
| | |||||
* | Handle isignal like signal. | Tristan Gingold | 2019-07-27 | 1 | -0/+3 |
| | |||||
* | add user cell (#25) | Pepijn de Vos | 2019-07-21 | 1 | -1/+39 |
| | | | | | | * add user cell * create black box modules | ||||
* | add comparison cells and adff (#23) | Pepijn de Vos | 2019-07-16 | 1 | -0/+20 |
| | |||||
* | handle reduce, assumes; uses get_input_net | Tristan Gingold | 2019-07-04 | 1 | -11/+19 |
| | |||||
* | Handle assertions. | Tristan Gingold | 2019-07-03 | 1 | -1/+7 |
| | |||||
* | ghdl.cc: handle Insert, ignore Edge, adjust. | Tristan Gingold | 2019-07-03 | 1 | -14/+30 |
| | |||||
* | Todo's in readme and change of license (#19) | Roland Coeurjoly | 2018-11-18 | 1 | -17/+16 |
| | | | | | | | | | | * Installation instructions updated * Disable errors before installing libghdlsynth and fix typo * Add comments to README about pending actions * Change license to GPLv3+ | ||||
* | Handle nor, nand, xnor. | Tristan Gingold | 2017-02-26 | 1 | -0/+22 |
| | |||||
* | Support or and xor gates | Tristan Gingold | 2017-02-26 | 1 | -0/+8 |
| | | | | Fix #11 | ||||
* | Fix for #4: a signal is not always the output of a gate. | Tristan Gingold | 2017-02-13 | 1 | -4/+6 |
| | |||||
* | Add sources for yosys. | Tristan Gingold | 2017-02-02 | 2 | -0/+389 |