| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Support or and xor gates | Tristan Gingold | 2017-02-26 | 1 | -0/+8 |
| * | Fix for #4: a signal is not always the output of a gate. | Tristan Gingold | 2017-02-13 | 1 | -4/+6 |
| * | Add sources for yosys. | Tristan Gingold | 2017-02-02 | 2 | -0/+389 |
 |
index : iCE40/ghdl-yosys-plugin | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |