diff options
author | Nikolai Artemiev <nartemiev@google.com> | 2021-10-21 00:58:12 +1100 |
---|---|---|
committer | Anastasia Klimchuk <aklm@chromium.org> | 2022-03-01 04:10:12 +0000 |
commit | cff87a8488597b08c8b0ffb7037ed44f840a156b (patch) | |
tree | 19f132e23a639895d58256b251ff17657728935f /writeprotect.h | |
parent | 645e5e777a3c2ebc83e0bdb52d73355a9b5814fa (diff) | |
download | flashrom-cff87a8488597b08c8b0ffb7037ed44f840a156b.tar.gz flashrom-cff87a8488597b08c8b0ffb7037ed44f840a156b.tar.bz2 flashrom-cff87a8488597b08c8b0ffb7037ed44f840a156b.zip |
libflashrom,writeprotect: add functions for reading/writing WP configs
New functions are exposed through the libflashrom API for
reading/writing chip's WP settins: `flashrom_wp_{read,write}_cfg()`.
They read/write an opaque `struct flashrom_wp_cfg` instance, which
includes the flash protection range and status register protection mode.
This commit also adds `{read,write}_wp_bits()` helper functions that
read/write chip-specific WP configuration bits.
BUG=b:195381327,b:153800563
BRANCH=none
TEST=flashrom --wp-{enable,disable,range,list,status} at end of patch series
Change-Id: I3ad25708c3321b8fb0216c3eaf6ffc07616537ad
Signed-off-by: Nikolai Artemiev <nartemiev@google.com>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/58479
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Anastasia Klimchuk <aklm@chromium.org>
Reviewed-by: Edward O'Callaghan <quasisec@chromium.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'writeprotect.h')
-rw-r--r-- | writeprotect.h | 21 |
1 files changed, 21 insertions, 0 deletions
diff --git a/writeprotect.h b/writeprotect.h index 2f473f74..d54befad 100644 --- a/writeprotect.h +++ b/writeprotect.h @@ -22,8 +22,21 @@ #include <stdbool.h> #include <stddef.h> +#include "libflashrom.h" + #define MAX_BP_BITS 4 +/* Chip protection range: start address and length. */ +struct wp_range { + size_t start, len; +}; + +/* Generic description of a chip's write protection configuration. */ +struct flashrom_wp_cfg { + enum flashrom_wp_mode mode; + struct wp_range range; +}; + /* * Description of a chip's write protection configuration. * @@ -56,4 +69,12 @@ struct wp_bits { uint8_t bp[MAX_BP_BITS]; }; +struct flashrom_flashctx; + +/* Write WP configuration to the chip */ +enum flashrom_wp_result wp_write_cfg(struct flashrom_flashctx *, const struct flashrom_wp_cfg *); + +/* Read WP configuration from the chip */ +enum flashrom_wp_result wp_read_cfg(struct flashrom_wp_cfg *, struct flashrom_flashctx *); + #endif /* !__WRITEPROTECT_H__ */ |