aboutsummaryrefslogtreecommitdiffstats
path: root/jlink_spi.c
diff options
context:
space:
mode:
authorThomas Heijligen <thomas.heijligen@secunet.com>2023-03-01 22:41:03 +0100
committerThomas Heijligen <src@posteo.de>2023-03-06 12:43:07 +0000
commit002f1ee9daaca61d9fe4d6173820d54fcbaf2a4d (patch)
tree6eec44f53e3e92c843fa9586fafb453c4e1f5fa6 /jlink_spi.c
parent5043f8f8c3d2d82ebb6ccef20ede6517c9b595e1 (diff)
downloadflashrom-002f1ee9daaca61d9fe4d6173820d54fcbaf2a4d.tar.gz
flashrom-002f1ee9daaca61d9fe4d6173820d54fcbaf2a4d.tar.bz2
flashrom-002f1ee9daaca61d9fe4d6173820d54fcbaf2a4d.zip
flashchips: Mark XMC XM25QH64C as TEST_OK_PREW
As reported on the mailing list[0] this flashchip was successfully probed, read, erased and written with a ch341a programmer. [0] https://mail.coreboot.org/hyperkitty/list/flashrom@flashrom.org/message/SMIHEXHZBSCGE2Y2EG75XQHWSKEQ3PP6 Change-Id: Ifca84d9a44bb20091293356f5b1643de41220b64 Signed-off-by: Thomas Heijligen <thomas.heijligen@secunet.com> Reviewed-on: https://review.coreboot.org/c/flashrom/+/73363 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Anastasia Klimchuk <aklm@chromium.org>
Diffstat (limited to 'jlink_spi.c')
0 files changed, 0 insertions, 0 deletions