diff options
| author | PoroCYon <p@pcy.be> | 2023-03-20 13:44:39 +0100 |
|---|---|---|
| committer | Anastasia Klimchuk <aklm@chromium.org> | 2023-03-26 09:04:07 +0000 |
| commit | 9a2284503e17652896f432c2b6652dd31717bb6f (patch) | |
| tree | 3220aa5e54c94a752c20db3dce32a84e2ff4b655 /flashchips.c | |
| parent | c6ba433b3b3a179c6b76d26ee82f6a18c69a9d6f (diff) | |
| download | flashrom-9a2284503e17652896f432c2b6652dd31717bb6f.tar.gz flashrom-9a2284503e17652896f432c2b6652dd31717bb6f.tar.bz2 flashrom-9a2284503e17652896f432c2b6652dd31717bb6f.zip | |
flashchips: Add Macronix MX25V1635F support
See https://www.mxic.com.tw/Lists/Datasheet/Attachments/8662/MX25V1635F,%202.5V,%2016Mb,%20v1.4.pdf .
I've tested this patch with the MX25V1635F I have here, using serprog
and ftdi by (re)writing a few images to the flash and seeing if changes
were stored correctly. This also included erasing and rewriting the
memory with completely different data, so erase is tested, too.
Change-Id: I58ddaaa96ef410d50dde3aaa20376c5bbf0f370b
Signed-off-by: PoroCYon <p@pcy.be>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/73824
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Anastasia Klimchuk <aklm@chromium.org>
Diffstat (limited to 'flashchips.c')
| -rw-r--r-- | flashchips.c | 35 |
1 files changed, 35 insertions, 0 deletions
diff --git a/flashchips.c b/flashchips.c index ad0dbad5..dc6e882f 100644 --- a/flashchips.c +++ b/flashchips.c @@ -9644,6 +9644,41 @@ const struct flashchip flashchips[] = { .read = SPI_CHIP_READ, /* Fast read (0x0B) and multi I/O supported */ .voltage = {2300, 3600}, }, + { + .vendor = "Macronix", + .name = "MX25V1635F", + .bustype = BUS_SPI, + .manufacture_id = MACRONIX_ID, + .model_id = MACRONIX_MX25V1635F, + .total_size = 2048, + .page_size = 256, + /* OTP: 8KiB total; enter 0xB1, exit 0xC1 */ + .feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI | FEATURE_SCUR, + .tested = TEST_OK_PREW, + .probe = PROBE_SPI_RDID, + .probe_timing = TIMING_ZERO, + .block_erasers = + { + { + .eraseblocks = { { 4 * 1024, 512} }, + .block_erase = SPI_BLOCK_ERASE_20, + }, { + .eraseblocks = { {32 * 1024, 64} }, + .block_erase = SPI_BLOCK_ERASE_52, + }, { + .eraseblocks = { {64 * 1024, 32} }, + .block_erase = SPI_BLOCK_ERASE_D8, + }, { + .eraseblocks = { {2 * 1024 * 1024, 1} }, + .block_erase = SPI_BLOCK_ERASE_60, + } + }, + .printlock = SPI_PRETTYPRINT_STATUS_REGISTER_BP3_SRWD, /* bit6 is quad enable */ + .unlock = SPI_DISABLE_BLOCKPROTECT_BP3_SRWD, + .write = SPI_CHIP_WRITE256, /* Multi I/O supported */ + .read = SPI_CHIP_READ, /* Fast read (0x0B) and multi I/O supported */ + .voltage = {2300, 3600}, + }, { .vendor = "Macronix", |