diff options
author | Uwe Hermann <uwe@hermann-uwe.de> | 2009-05-19 21:03:31 +0000 |
---|---|---|
committer | Uwe Hermann <uwe@hermann-uwe.de> | 2009-05-19 21:03:31 +0000 |
commit | cdde6da8e58bbc4087df71b8c8230e02c38c8b9c (patch) | |
tree | 8e0bf8234f7f44d0ef18d5b76984d05674384e88 | |
parent | c7e8a0ce1e2c5c08a43060ead373aebe62e68afe (diff) | |
download | flashrom-cdde6da8e58bbc4087df71b8c8230e02c38c8b9c.tar.gz flashrom-cdde6da8e58bbc4087df71b8c8230e02c38c8b9c.tar.bz2 flashrom-cdde6da8e58bbc4087df71b8c8230e02c38c8b9c.zip |
Mark the Silicon Image PCI0680 Ultra ATA-133 controller as working
I tested identify, read, write, erase, verify successfully, HOWEVER,
this will only work (at least on my card) after de-soldering the
soldered-on PLCC32 one-time programmable (OTP) chip (Holtek HT27C010)
and soldering on a (re-)programmable flash ROM chip or a socket.
Example:
http://www.coreboot.org/File:Sii_controller1.jpg
http://www.coreboot.org/File:Sii_controller2.jpg
The OTP chip which came on my card does not react to the standard JEDEC
identify/read/write/erase commands anymore, so if all other such PCI0680
controllers which are around also have the same OTP chip (that's not
necessarily the case), they cannot be used as "external programmer" in
flashrom without the above mentioned modifications.
Corresponding to flashrom svn r536.
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
-rw-r--r-- | satasii.c | 2 |
1 files changed, 1 insertions, 1 deletions
@@ -34,7 +34,7 @@ uint8_t *sii_bar; uint16_t id; struct pcidev_status satas_sii[] = { - {0x1095, 0x0680, PCI_NT, "Silicon Image", "PCI0680 Ultra ATA-133 Host Controller"}, + {0x1095, 0x0680, PCI_OK, "Silicon Image", "PCI0680 Ultra ATA-133 Host Controller"}, {0x1095, 0x3114, PCI_OK, "Silicon Image", "SiI 3114 [SATALink/SATARaid] Serial ATA Controller"}, {0x1095, 0x3124, PCI_NT, "Silicon Image", "SiI 3124 PCI-X Serial ATA Controller"}, {0x1095, 0x3132, PCI_OK, "Silicon Image", "SiI 3132 Serial ATA Raid II Controller"}, |