diff options
| author | Alan Green <avg@google.com> | 2019-08-26 15:02:12 +1000 |
|---|---|---|
| committer | Edward O'Callaghan <quasisec@chromium.org> | 2019-09-18 01:20:33 +0000 |
| commit | 4362e629762857fefecd54fc970cdfbf5f9d6741 (patch) | |
| tree | 5a4d3dacda6d39344416481eab4b0586f1a3d691 | |
| parent | 03707300db4369a8c197fdda0b7730d4a43182fd (diff) | |
| download | flashrom-4362e629762857fefecd54fc970cdfbf5f9d6741.tar.gz flashrom-4362e629762857fefecd54fc970cdfbf5f9d6741.tar.bz2 flashrom-4362e629762857fefecd54fc970cdfbf5f9d6741.zip | |
flashchips.c: Mark EN29F002(A)(N)B as tested +EW
Mark EN29F002(A)(N)B as tested for erase and write. This chip was marked
tested in the Chromium (downstream) repo change
98d917cfba55b68516cdf64c754d2f36c8c26722 "Add a bunch of new/tested
stuff and various small changes 8"
TEST=Build and run flashrom -L
Signed-off-by: Alan Green <avg@google.com>
Change-Id: Idd26187905f389fc858eea5b13915af88e40afe9
Reviewed-on: https://review.coreboot.org/c/flashrom/+/35092
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Edward O'Callaghan <quasisec@chromium.org>
| -rw-r--r-- | flashchips.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/flashchips.c b/flashchips.c index f84f1cca..3994c93c 100644 --- a/flashchips.c +++ b/flashchips.c @@ -5398,7 +5398,7 @@ const struct flashchip flashchips[] = { .total_size = 256, .page_size = 256, .feature_bits = FEATURE_ADDR_AAA | FEATURE_EITHER_RESET, - .tested = TEST_OK_PR, + .tested = TEST_OK_PREW, .probe = probe_jedec, .probe_timing = TIMING_ZERO, /* Datasheet has no timing info specified */ .block_erasers = |