1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
|
/*
* This file is subject to the terms of the GFX License. If a copy of
* the license was not distributed with this file, you can obtain one at:
*
* http://ugfx.org/license.html
*/
#include "gfx.h"
#if GFX_USE_GDISP
#define GDISP_DRIVER_VMT GDISPVMT_HX8347D
#include "gdisp_lld_config.h"
#include "../../../src/gdisp/gdisp_driver.h"
#include "board_HX8347D.h"
/*===========================================================================*/
/* Driver local definitions. */
/*===========================================================================*/
#ifndef GDISP_SCREEN_HEIGHT
#define GDISP_SCREEN_HEIGHT 320
#endif
#ifndef GDISP_SCREEN_WIDTH
#define GDISP_SCREEN_WIDTH 240
#endif
#ifndef GDISP_INITIAL_CONTRAST
#define GDISP_INITIAL_CONTRAST 50
#endif
#ifndef GDISP_INITIAL_BACKLIGHT
#define GDISP_INITIAL_BACKLIGHT 100
#endif
/*===========================================================================*/
/* Driver local functions. */
/*===========================================================================*/
#include "HX8347D.h"
#define write_reg(g, reg, data) { write_index(g, reg); write_data(g, data); }
static GFXINLINE void set_viewport(GDisplay* g) {
write_reg(g, HX8347D_REG_SCL, g->p.x);
write_reg(g, HX8347D_REG_SCH, g->p.x >> 8);
write_reg(g, HX8347D_REG_ECL, g->p.x + g->p.cx -1);
write_reg(g, HX8347D_REG_ECH, (g->p.x + g->p.cx -1) >> 8);
write_reg(g, HX8347D_REG_SPL, g->p.y);
write_reg(g, HX8347D_REG_SPH, g->p.y >> 8);
write_reg(g, HX8347D_REG_EPL, g->p.y + g->p.cy -1);
write_reg(g, HX8347D_REG_EPH, (g->p.y + g->p.cy -1) >> 8);
write_index(g, HX8347D_REG_SRAMWC);
}
/*===========================================================================*/
/* Driver exported functions. */
/*===========================================================================*/
LLDSPEC gBool gdisp_lld_init(GDisplay *g) {
// No private area for this controller
g->priv = 0;
// Initialise the board interface
init_board(g);
// Hardware reset
setpin_reset(g, gTrue);
gfxSleepMilliseconds(1);
setpin_reset(g, gFalse);
gfxSleepMilliseconds(5);
// Get the bus for the following initialisation commands
acquire_bus(g);
/* Start Initial Sequence ----------------------------------------------------*/
write_reg(g, HX8347D_REG_STBAH, 0x00); /* Reset Power Control 1 */
write_reg(g, HX8347D_REG_STBAL, 0x20); /* Power Control 2 */
write_reg(g, HX8347D_REG_PTBAH, 0x0C); /* Power Control 1 */
write_reg(g, HX8347D_REG_PTBAL, 0xC4); /* Power Control 2 */
write_reg(g, HX8347D_REG_OPONN, 0x40); /* Source OPON_N */
write_reg(g, HX8347D_REG_OPONI, 0x38); /* Source OPON_I */
write_reg(g, HX8347D_REG_DC2, 0xA3); /* Display Control 2 */
/* Power On sequence ---------------------------------------------------------*/
write_reg(g, HX8347D_REG_PWC2, 0x1B); /* Power Control 2 */
write_reg(g, HX8347D_REG_PWC1, 0x01); /* Power Control 1 */
write_reg(g, HX8347D_REG_VMH, 0x2F); /* Vcom Control 2 */
write_reg(g, HX8347D_REG_VML, 0x57); /* Vcom Control 3 */
write_reg(g, HX8347D_REG_VMF, 0x8D); /* Vcom Control 1 */
/* Gamma settings -----------------------------------------------------------*/
write_reg(g, HX8347D_REG_VRP0, 0x01); // default setup
write_reg(g, HX8347D_REG_VRP1, 0x0e); //
write_reg(g, HX8347D_REG_VRP2, 0x11); //
write_reg(g, HX8347D_REG_VRP3, 0x1a); //
write_reg(g, HX8347D_REG_VRP4, 0x18); //
write_reg(g, HX8347D_REG_VRP5, 0x24); //
write_reg(g, HX8347D_REG_PRP0, 0x15); //
write_reg(g, HX8347D_REG_PRP1, 0x65); //
write_reg(g, HX8347D_REG_PKP0, 0x0b); //
write_reg(g, HX8347D_REG_PKP1, 0x18); //
write_reg(g, HX8347D_REG_PKP2, 0x19); //
write_reg(g, HX8347D_REG_PKP3, 0x1a); //
write_reg(g, HX8347D_REG_PKP4, 0x18); //
write_reg(g, HX8347D_REG_VRN0, 0x1b); //
write_reg(g, HX8347D_REG_VRN1, 0x27); //
write_reg(g, HX8347D_REG_VRN2, 0x25); //
write_reg(g, HX8347D_REG_VRN3, 0x2e); //
write_reg(g, HX8347D_REG_VRN4, 0x31); //
write_reg(g, HX8347D_REG_VRN5, 0x3e); //
write_reg(g, HX8347D_REG_PRN0, 0x1a); //
write_reg(g, HX8347D_REG_PRN1, 0x6a); //
write_reg(g, HX8347D_REG_PKN0, 0x07); //
write_reg(g, HX8347D_REG_PKN1, 0x05); //
write_reg(g, HX8347D_REG_PKN2, 0x06); //
write_reg(g, HX8347D_REG_PKN3, 0x0b); //
write_reg(g, HX8347D_REG_PKN4, 0x14); //
write_reg(g, HX8347D_REG_CGM, 0xcc); //
/* Power + Osc ---------------------------------------------------------------*/
write_reg(g, HX8347D_REG_OSCCH, 0x36); /* OSC Control 1 */
write_reg(g, HX8347D_REG_OSCCL, 0x01); /* OSC Control 2 */
write_reg(g, HX8347D_REG_DMODE, 0x00); /* Display Mode Control */
write_reg(g, HX8347D_REG_PWC6, 0x88); /* Power Control 6 */
gfxSleepMilliseconds(5); /* Delay 5 ms */
write_reg(g, HX8347D_REG_PWC6, 0x80); /* Power Control 6 */
gfxSleepMilliseconds(5); /* Delay 5 ms */
write_reg(g, HX8347D_REG_PWC6, 0x90); /* Power Control 6 */
gfxSleepMilliseconds(5); /* Delay 5 ms */
write_reg(g, HX8347D_REG_PWC6, 0xD0); /* Power Control 6 */
gfxSleepMilliseconds(5); /* Delay 5 ms */
write_reg(g, HX8347D_REG_COLMOD, 0x05); /* Colmod 16Bit/Pixel */
write_reg(g, HX8347D_REG_PCH, 0x00); /* Panel Characteristic */
write_reg(g, HX8347D_REG_DC3, 0x38); /* Display Control 3 */
gfxSleepMilliseconds(40); /* Delay 40 ms */
write_reg(g, HX8347D_REG_DC3, 0x3C); /* Display Control 3 */
write_reg(g, HX8347D_REG_MAC, 0x08); /* Memory access control */
// Finish Init
post_init_board(g);
// Release the bus
release_bus(g);
/* Turn on the backlight */
set_backlight(g, GDISP_INITIAL_BACKLIGHT);
/* Initialise the GDISP structure */
g->g.Width = GDISP_SCREEN_WIDTH;
g->g.Height = GDISP_SCREEN_HEIGHT;
g->g.Orientation = GDISP_ROTATE_0;
g->g.Powermode = gPowerOn;
g->g.Backlight = GDISP_INITIAL_BACKLIGHT;
g->g.Contrast = GDISP_INITIAL_CONTRAST;
return gTrue;
}
#if GDISP_HARDWARE_STREAM_WRITE
LLDSPEC void gdisp_lld_write_start(GDisplay *g) {
acquire_bus(g);
set_viewport(g);
busmode16(g);
}
LLDSPEC void gdisp_lld_write_color(GDisplay *g) {
write_ram16(g, gdispColor2Native(g->p.color));
}
LLDSPEC void gdisp_lld_write_stop(GDisplay *g) {
busmode8(g);
release_bus(g);
}
#endif
#if GDISP_NEED_CONTROL && GDISP_HARDWARE_CONTROL
LLDSPEC void gdisp_lld_control(GDisplay *g) {
switch(g->p.x) {
case GDISP_CONTROL_ORIENTATION:
if (g->g.Orientation == (orientation_t)g->p.ptr)
return;
switch((orientation_t)g->p.ptr) {
case GDISP_ROTATE_0:
acquire_bus(g);
write_reg(g, HX8347D_REG_MAC, 0x08); /* Memory access control */
release_bus(g);
g->g.Height = GDISP_SCREEN_HEIGHT;
g->g.Width = GDISP_SCREEN_WIDTH;
break;
case GDISP_ROTATE_90:
acquire_bus(g);
write_reg(g, HX8347D_REG_MAC, 0x68); /* Memory access control */
release_bus(g);
g->g.Height = GDISP_SCREEN_WIDTH;
g->g.Width = GDISP_SCREEN_HEIGHT;
break;
case GDISP_ROTATE_180:
acquire_bus(g);
write_reg(g, HX8347D_REG_MAC, 0xc8); /* Memory access control */
release_bus(g);
g->g.Height = GDISP_SCREEN_HEIGHT;
g->g.Width = GDISP_SCREEN_WIDTH;
break;
case GDISP_ROTATE_270:
acquire_bus(g);
write_reg(g, HX8347D_REG_MAC, 0xa8); /* Memory access control */
release_bus(g);
g->g.Height = GDISP_SCREEN_WIDTH;
g->g.Width = GDISP_SCREEN_HEIGHT;
break;
default:
return;
}
g->g.Orientation = (orientation_t)g->p.ptr;
return;
case GDISP_CONTROL_BACKLIGHT:
if ((unsigned)g->p.ptr > 100)
g->p.ptr = (void *)100;
set_backlight(g, (unsigned)g->p.ptr);
g->g.Backlight = (unsigned)g->p.ptr;
return;
default:
return;
}
}
#endif
#endif /* GFX_USE_GDISP */
|
