aboutsummaryrefslogtreecommitdiffstats
path: root/testhal/LPC13xx/IRQ_STORM/mcuconf.h
blob: 3c539ce7e49b00b4ca78cad188d9d70ed48d5c02 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
/*
    ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010,
                 2011 Giovanni Di Sirio.

    This file is part of ChibiOS/RT.

    ChibiOS/RT is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation; either version 3 of the License, or
    (at your option) any later version.

    ChibiOS/RT is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this program.  If not, see <http://www.gnu.org/licenses/>.
*/

/*
 * LPC13xx drivers configuration.
 * The following settings override the default settings present in
 * the various device driver implementation headers.
 * Note that the settings for each driver only have effect if the driver
 * is enabled in halconf.h.
 *
 * IRQ priorities:
 * 7...0        Lowest...highest.
 */

/*
 * HAL driver system settings.
 */
#define LPC13xx_PLLCLK_SOURCE               SYSPLLCLKSEL_SYSOSC
#define LPC13xx_SYSPLL_MUL                  6
#define LPC13xx_SYSPLL_DIV                  4
#define LPC13xx_MAINCLK_SOURCE              SYSMAINCLKSEL_PLLOUT
#define LPC13xx_SYSABHCLK_DIV               1

/*
 * ADC driver system settings.
 */

/*
 * CAN driver system settings.
 */

/*
 * GPT driver system settings.
 */
#define LPC13xx_GPT_USE_CT16B0              TRUE
#define LPC13xx_GPT_USE_CT16B1              TRUE
#define LPC13xx_GPT_USE_CT32B0              TRUE
#define LPC13xx_GPT_USE_CT32B1              TRUE
#define LPC13xx_GPT_CT16B0_IRQ_PRIORITY     2
#define LPC13xx_GPT_CT16B1_IRQ_PRIORITY     2
#define LPC13xx_GPT_CT32B0_IRQ_PRIORITY     2
#define LPC13xx_GPT_CT32B1_IRQ_PRIORITY     2

/*
 * PWM driver system settings.
 */

/*
 * SERIAL driver system settings.
 */
#define LPC13xx_SERIAL_USE_UART0            TRUE
#define LPC13xx_SERIAL_FIFO_PRELOAD         16
#define LPC13xx_SERIAL_UART0CLKDIV          1
#define LPC13xx_SERIAL_UART0_IRQ_PRIORITY   3

/*
 * SPI driver system settings.
 */
#define LPC13xx_SPI_USE_SSP0                TRUE
#define LPC13xx_SPI_SSP0CLKDIV              1
#define LPC13xx_SPI_SSP0_IRQ_PRIORITY       5
#define LPC13xx_SPI_SSP_ERROR_HOOK(spip)    chSysHalt()
#define LPC13xx_SPI_SCK0_SELECTOR           SCK0_IS_PIO2_11