aboutsummaryrefslogtreecommitdiffstats
path: root/os/hal/ports/SPC5/SPC564Axx/spc5_registry.h
blob: b6f4b0a41c21226de907348e60b9c93565c60b64 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
/*
    SPC5 HAL - Copyright (C) 2013 STMicroelectronics

    Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at

        http://www.apache.org/licenses/LICENSE-2.0

    Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.
*/

/**
 * @file    SPC564Axx/spc5_registry.h
 * @brief   SPC564Axx capabilities registry.
 *
 * @addtogroup HAL
 * @{
 */

#ifndef SPC5_REGISTRY_H
#define SPC5_REGISTRY_H

/*===========================================================================*/
/* Derived constants and error checks.                                       */
/*===========================================================================*/

#if defined(_SPC564A70B4_) || defined(_SPC564A70L7_)
#define _SPC564A70_
#elif defined(_SPC564A74B4_) || defined(_SPC564A74L7_)
#define _SPC564A74_
#elif defined(_SPC564A80B4_) || defined(_SPC564A80L7_)
#define _SPC564A80_
#else
#error "SPC564Axx platform not defined"
#endif

/*===========================================================================*/
/* Platform capabilities.                                                    */
/*===========================================================================*/

/**
 * @name    SPC564Axx capabilities
 * @{
 */
/* DSPI attribures.*/
#define SPC5_HAS_DSPI0                      FALSE
#define SPC5_HAS_DSPI1                      TRUE
#define SPC5_HAS_DSPI2                      TRUE
#define SPC5_HAS_DSPI3                      TRUE
#define SPC5_HAS_DSPI4                      FALSE
#define SPC5_HAS_DSPI5                      FALSE
#define SPC5_HAS_DSPI6                      FALSE
#define SPC5_HAS_DSPI7                      FALSE
#define SPC5_DSPI_FIFO_DEPTH                4
#define SPC5_DSPI1_TFFF_HANDLER             vector133
#define SPC5_DSPI1_TFFF_NUMBER              133
#define SPC5_DSPI1_RFDF_HANDLER             vector135
#define SPC5_DSPI1_RFDF_NUMBER              135
#define SPC5_DSPI2_TFFF_HANDLER             vector138
#define SPC5_DSPI2_TFFF_NUMBER              138
#define SPC5_DSPI2_RFDF_HANDLER             vector140
#define SPC5_DSPI2_RFDF_NUMBER              140
#define SPC5_DSPI3_TFFF_HANDLER             vector143
#define SPC5_DSPI3_TFFF_NUMBER              143
#define SPC5_DSPI3_RFDF_HANDLER             vector145
#define SPC5_DSPI3_RFDF_NUMBER              145
#define SPC5_DSPI1_ENABLE_CLOCK()
#define SPC5_DSPI1_DISABLE_CLOCK()
#define SPC5_DSPI2_ENABLE_CLOCK()
#define SPC5_DSPI2_DISABLE_CLOCK()
#define SPC5_DSPI3_ENABLE_CLOCK()
#define SPC5_DSPI3_DISABLE_CLOCK()

/* eDMA attributes.*/
#define SPC5_HAS_EDMA                       TRUE
#define SPC5_EDMA_NCHANNELS                 64
#define SPC5_EDMA_HAS_MUX                   FALSE
#define SPC5_SPI_DSPI1_TX1_DMA_CH_ID        12
#define SPC5_SPI_DSPI1_TX2_DMA_CH_ID        24
#define SPC5_SPI_DSPI1_RX_DMA_CH_ID         13
#define SPC5_SPI_DSPI2_TX1_DMA_CH_ID        14
#define SPC5_SPI_DSPI2_TX2_DMA_CH_ID        25
#define SPC5_SPI_DSPI2_RX_DMA_CH_ID         15
#define SPC5_SPI_DSPI3_TX1_DMA_CH_ID        16
#define SPC5_SPI_DSPI3_TX2_DMA_CH_ID        26
#define SPC5_SPI_DSPI3_RX_DMA_CH_ID         17

/* eQADC attributes.*/
#define SPC5_HAS_EQADC                      TRUE

/* eSCI attributes.*/
#define SPC5_HAS_ESCIA                      TRUE
#define SPC5_ESCIA_HANDLER                  vector146
#define SPC5_ESCIA_NUMBER                   146

#define SPC5_HAS_ESCIB                      TRUE
#define SPC5_ESCIB_HANDLER                  vector149
#define SPC5_ESCIB_NUMBER                   149

#define SPC5_HAS_ESCIC                      TRUE
#define SPC5_ESCIC_HANDLER                  vector473
#define SPC5_ESCIC_NUMBER                   473

/* SIU attributes.*/
#define SPC5_HAS_SIU                        TRUE
#define SPC5_SIU_SUPPORTS_PORTS             FALSE

/* EMIOS attributes.*/
#define SPC5_HAS_EMIOS                      TRUE

#define SPC5_EMIOS_NUM_CHANNELS             24

#define SPC5_EMIOS_FLAG_F0_HANDLER          vector51
#define SPC5_EMIOS_FLAG_F1_HANDLER          vector52
#define SPC5_EMIOS_FLAG_F2_HANDLER          vector53
#define SPC5_EMIOS_FLAG_F3_HANDLER          vector54
#define SPC5_EMIOS_FLAG_F4_HANDLER          vector55
#define SPC5_EMIOS_FLAG_F5_HANDLER          vector56
#define SPC5_EMIOS_FLAG_F6_HANDLER          vector57
#define SPC5_EMIOS_FLAG_F7_HANDLER          vector58
#define SPC5_EMIOS_FLAG_F8_HANDLER          vector59
#define SPC5_EMIOS_FLAG_F9_HANDLER          vector60
#define SPC5_EMIOS_FLAG_F10_HANDLER         vector61
#define SPC5_EMIOS_FLAG_F11_HANDLER         vector62
#define SPC5_EMIOS_FLAG_F12_HANDLER         vector63
#define SPC5_EMIOS_FLAG_F13_HANDLER         vector64
#define SPC5_EMIOS_FLAG_F14_HANDLER         vector65
#define SPC5_EMIOS_FLAG_F15_HANDLER         vector66
#define SPC5_EMIOS_FLAG_F16_HANDLER         vector202
#define SPC5_EMIOS_FLAG_F17_HANDLER         vector203
#define SPC5_EMIOS_FLAG_F18_HANDLER         vector204
#define SPC5_EMIOS_FLAG_F19_HANDLER         vector205
#define SPC5_EMIOS_FLAG_F20_HANDLER         vector206
#define SPC5_EMIOS_FLAG_F21_HANDLER         vector207
#define SPC5_EMIOS_FLAG_F22_HANDLER         vector208
#define SPC5_EMIOS_FLAG_F23_HANDLER         vector209
#define SPC5_EMIOS_FLAG_F0_NUMBER           51
#define SPC5_EMIOS_FLAG_F1_NUMBER           52
#define SPC5_EMIOS_FLAG_F2_NUMBER           53
#define SPC5_EMIOS_FLAG_F3_NUMBER           54
#define SPC5_EMIOS_FLAG_F4_NUMBER           55
#define SPC5_EMIOS_FLAG_F5_NUMBER           56
#define SPC5_EMIOS_FLAG_F6_NUMBER           57
#define SPC5_EMIOS_FLAG_F7_NUMBER           58
#define SPC5_EMIOS_FLAG_F8_NUMBER           59
#define SPC5_EMIOS_FLAG_F9_NUMBER           60
#define SPC5_EMIOS_FLAG_F10_NUMBER          61
#define SPC5_EMIOS_FLAG_F11_NUMBER          62
#define SPC5_EMIOS_FLAG_F12_NUMBER          63
#define SPC5_EMIOS_FLAG_F13_NUMBER          64
#define SPC5_EMIOS_FLAG_F14_NUMBER          65
#define SPC5_EMIOS_FLAG_F15_NUMBER          66
#define SPC5_EMIOS_FLAG_F16_NUMBER          202
#define SPC5_EMIOS_FLAG_F17_NUMBER          203
#define SPC5_EMIOS_FLAG_F18_NUMBER          204
#define SPC5_EMIOS_FLAG_F19_NUMBER          205
#define SPC5_EMIOS_FLAG_F20_NUMBER          206
#define SPC5_EMIOS_FLAG_F21_NUMBER          207
#define SPC5_EMIOS_FLAG_F22_NUMBER          208
#define SPC5_EMIOS_FLAG_F23_NUMBER          209

#define SPC5_EMIOS_CLK                      (SPC5_SYSCLK /                  \
                                             SPC5_EMIOS_GPRE_VALUE)
#define SPC5_EMIOS_ENABLE_CLOCK()
#define SPC5_EMIOS_DISABLE_CLOCK()

/* FlexCAN attributes.*/
#define SPC5_HAS_FLEXCAN0                                   TRUE
#define SPC5_FLEXCAN0_MB                                    64
#define SPC5_FLEXCAN0_SHARED_IRQ                            FALSE
#define SPC5_FLEXCAN0_FLEXCAN_ESR_BOFF_HANDLER              vector152
#define SPC5_FLEXCAN0_FLEXCAN_ESR_ERR_INT_HANDLER           vector153
#define SPC5_FLEXCAN0_FLEXCAN_BUF_00_HANDLER                vector155
#define SPC5_FLEXCAN0_FLEXCAN_BUF_01_HANDLER                vector156
#define SPC5_FLEXCAN0_FLEXCAN_BUF_02_HANDLER                vector157
#define SPC5_FLEXCAN0_FLEXCAN_BUF_03_HANDLER                vector158
#define SPC5_FLEXCAN0_FLEXCAN_BUF_04_HANDLER                vector159
#define SPC5_FLEXCAN0_FLEXCAN_BUF_05_HANDLER                vector160
#define SPC5_FLEXCAN0_FLEXCAN_BUF_06_HANDLER                vector161
#define SPC5_FLEXCAN0_FLEXCAN_BUF_07_HANDLER                vector162
#define SPC5_FLEXCAN0_FLEXCAN_BUF_08_HANDLER                vector163
#define SPC5_FLEXCAN0_FLEXCAN_BUF_09_HANDLER                vector164
#define SPC5_FLEXCAN0_FLEXCAN_BUF_10_HANDLER                vector165
#define SPC5_FLEXCAN0_FLEXCAN_BUF_11_HANDLER                vector166
#define SPC5_FLEXCAN0_FLEXCAN_BUF_12_HANDLER                vector167
#define SPC5_FLEXCAN0_FLEXCAN_BUF_13_HANDLER                vector168
#define SPC5_FLEXCAN0_FLEXCAN_BUF_14_HANDLER                vector169
#define SPC5_FLEXCAN0_FLEXCAN_BUF_15_HANDLER                vector170
#define SPC5_FLEXCAN0_FLEXCAN_BUF_16_31_HANDLER             vector171
#define SPC5_FLEXCAN0_FLEXCAN_BUF_32_63_HANDLER             vector172
#define SPC5_FLEXCAN0_FLEXCAN_ESR_BOFF_NUMBER               152
#define SPC5_FLEXCAN0_FLEXCAN_ESR_ERR_INT_NUMBER            153
#define SPC5_FLEXCAN0_FLEXCAN_BUF_00_NUMBER                 155
#define SPC5_FLEXCAN0_FLEXCAN_BUF_01_NUMBER                 156
#define SPC5_FLEXCAN0_FLEXCAN_BUF_02_NUMBER                 157
#define SPC5_FLEXCAN0_FLEXCAN_BUF_03_NUMBER                 158
#define SPC5_FLEXCAN0_FLEXCAN_BUF_04_NUMBER                 159
#define SPC5_FLEXCAN0_FLEXCAN_BUF_05_NUMBER                 160
#define SPC5_FLEXCAN0_FLEXCAN_BUF_06_NUMBER                 161
#define SPC5_FLEXCAN0_FLEXCAN_BUF_07_NUMBER                 162
#define SPC5_FLEXCAN0_FLEXCAN_BUF_08_NUMBER                 163
#define SPC5_FLEXCAN0_FLEXCAN_BUF_09_NUMBER                 164
#define SPC5_FLEXCAN0_FLEXCAN_BUF_10_NUMBER                 165
#define SPC5_FLEXCAN0_FLEXCAN_BUF_11_NUMBER                 166
#define SPC5_FLEXCAN0_FLEXCAN_BUF_12_NUMBER                 167
#define SPC5_FLEXCAN0_FLEXCAN_BUF_13_NUMBER                 168
#define SPC5_FLEXCAN0_FLEXCAN_BUF_14_NUMBER                 169
#define SPC5_FLEXCAN0_FLEXCAN_BUF_15_NUMBER                 170
#define SPC5_FLEXCAN0_FLEXCAN_BUF_16_31_NUMBER              171
#define SPC5_FLEXCAN0_FLEXCAN_BUF_32_63_NUMBER              172
#define SPC5_FLEXCAN0_ENABLE_CLOCK()
#define SPC5_FLEXCAN0_DISABLE_CLOCK()

#define SPC5_HAS_FLEXCAN1                                   TRUE
#define SPC5_FLEXCAN1_MB                                    64
#define SPC5_FLEXCAN1_SHARED_IRQ                            FALSE
#define SPC5_FLEXCAN1_FLEXCAN_ESR_BOFF_HANDLER              vector173
#define SPC5_FLEXCAN1_FLEXCAN_ESR_ERR_INT_HANDLER           vector174
#define SPC5_FLEXCAN1_FLEXCAN_BUF_00_HANDLER                vector176
#define SPC5_FLEXCAN1_FLEXCAN_BUF_01_HANDLER                vector177
#define SPC5_FLEXCAN1_FLEXCAN_BUF_02_HANDLER                vector178
#define SPC5_FLEXCAN1_FLEXCAN_BUF_03_HANDLER                vector179
#define SPC5_FLEXCAN1_FLEXCAN_BUF_04_HANDLER                vector180
#define SPC5_FLEXCAN1_FLEXCAN_BUF_05_HANDLER                vector181
#define SPC5_FLEXCAN1_FLEXCAN_BUF_06_HANDLER                vector182
#define SPC5_FLEXCAN1_FLEXCAN_BUF_07_HANDLER                vector183
#define SPC5_FLEXCAN1_FLEXCAN_BUF_08_HANDLER                vector184
#define SPC5_FLEXCAN1_FLEXCAN_BUF_09_HANDLER                vector185
#define SPC5_FLEXCAN1_FLEXCAN_BUF_10_HANDLER                vector186
#define SPC5_FLEXCAN1_FLEXCAN_BUF_11_HANDLER                vector187
#define SPC5_FLEXCAN1_FLEXCAN_BUF_12_HANDLER                vector188
#define SPC5_FLEXCAN1_FLEXCAN_BUF_13_HANDLER                vector189
#define SPC5_FLEXCAN1_FLEXCAN_BUF_14_HANDLER                vector190
#define SPC5_FLEXCAN1_FLEXCAN_BUF_15_HANDLER                vector191
#define SPC5_FLEXCAN1_FLEXCAN_BUF_16_31_HANDLER             vector192
#define SPC5_FLEXCAN1_FLEXCAN_BUF_32_63_HANDLER             vector193
#define SPC5_FLEXCAN1_FLEXCAN_ESR_BOFF_NUMBER               173
#define SPC5_FLEXCAN1_FLEXCAN_ESR_ERR_INT_NUMBER            174
#define SPC5_FLEXCAN1_FLEXCAN_BUF_00_NUMBER                 176
#define SPC5_FLEXCAN1_FLEXCAN_BUF_01_NUMBER                 177
#define SPC5_FLEXCAN1_FLEXCAN_BUF_02_NUMBER                 178
#define SPC5_FLEXCAN1_FLEXCAN_BUF_03_NUMBER                 179
#define SPC5_FLEXCAN1_FLEXCAN_BUF_04_NUMBER                 180
#define SPC5_FLEXCAN1_FLEXCAN_BUF_05_NUMBER                 181
#define SPC5_FLEXCAN1_FLEXCAN_BUF_06_NUMBER                 182
#define SPC5_FLEXCAN1_FLEXCAN_BUF_07_NUMBER                 183
#define SPC5_FLEXCAN1_FLEXCAN_BUF_08_NUMBER                 184
#define SPC5_FLEXCAN1_FLEXCAN_BUF_09_NUMBER                 185
#define SPC5_FLEXCAN1_FLEXCAN_BUF_10_NUMBER                 186
#define SPC5_FLEXCAN1_FLEXCAN_BUF_11_NUMBER                 187
#define SPC5_FLEXCAN1_FLEXCAN_BUF_12_NUMBER                 188
#define SPC5_FLEXCAN1_FLEXCAN_BUF_13_NUMBER                 189
#define SPC5_FLEXCAN1_FLEXCAN_BUF_14_NUMBER                 190
#define SPC5_FLEXCAN1_FLEXCAN_BUF_15_NUMBER                 191
#define SPC5_FLEXCAN1_FLEXCAN_BUF_16_31_NUMBER              192
#define SPC5_FLEXCAN1_FLEXCAN_BUF_32_63_NUMBER              193
#define SPC5_FLEXCAN1_ENABLE_CLOCK()
#define SPC5_FLEXCAN1_DISABLE_CLOCK()

#define SPC5_HAS_FLEXCAN2                                   TRUE
#define SPC5_FLEXCAN2_MB                                    64
#define SPC5_FLEXCAN2_SHARED_IRQ                            FALSE
#define SPC5_FLEXCAN2_FLEXCAN_ESR_BOFF_HANDLER              vector280
#define SPC5_FLEXCAN2_FLEXCAN_ESR_ERR_INT_HANDLER           vector281
#define SPC5_FLEXCAN2_FLEXCAN_BUF_00_HANDLER                vector283
#define SPC5_FLEXCAN2_FLEXCAN_BUF_01_HANDLER                vector284
#define SPC5_FLEXCAN2_FLEXCAN_BUF_02_HANDLER                vector285
#define SPC5_FLEXCAN2_FLEXCAN_BUF_03_HANDLER                vector286
#define SPC5_FLEXCAN2_FLEXCAN_BUF_04_HANDLER                vector287
#define SPC5_FLEXCAN2_FLEXCAN_BUF_05_HANDLER                vector288
#define SPC5_FLEXCAN2_FLEXCAN_BUF_06_HANDLER                vector289
#define SPC5_FLEXCAN2_FLEXCAN_BUF_07_HANDLER                vector290
#define SPC5_FLEXCAN2_FLEXCAN_BUF_08_HANDLER                vector291
#define SPC5_FLEXCAN2_FLEXCAN_BUF_09_HANDLER                vector292
#define SPC5_FLEXCAN2_FLEXCAN_BUF_10_HANDLER                vector293
#define SPC5_FLEXCAN2_FLEXCAN_BUF_11_HANDLER                vector294
#define SPC5_FLEXCAN2_FLEXCAN_BUF_12_HANDLER                vector295
#define SPC5_FLEXCAN2_FLEXCAN_BUF_13_HANDLER                vector296
#define SPC5_FLEXCAN2_FLEXCAN_BUF_14_HANDLER                vector297
#define SPC5_FLEXCAN2_FLEXCAN_BUF_15_HANDLER                vector298
#define SPC5_FLEXCAN2_FLEXCAN_BUF_16_31_HANDLER             vector299
#define SPC5_FLEXCAN2_FLEXCAN_BUF_32_63_HANDLER             vector300
#define SPC5_FLEXCAN2_FLEXCAN_ESR_BOFF_NUMBER               280
#define SPC5_FLEXCAN2_FLEXCAN_ESR_ERR_INT_NUMBER            281
#define SPC5_FLEXCAN2_FLEXCAN_BUF_00_NUMBER                 283
#define SPC5_FLEXCAN2_FLEXCAN_BUF_01_NUMBER                 284
#define SPC5_FLEXCAN2_FLEXCAN_BUF_02_NUMBER                 285
#define SPC5_FLEXCAN2_FLEXCAN_BUF_03_NUMBER                 286
#define SPC5_FLEXCAN2_FLEXCAN_BUF_04_NUMBER                 287
#define SPC5_FLEXCAN2_FLEXCAN_BUF_05_NUMBER                 288
#define SPC5_FLEXCAN2_FLEXCAN_BUF_06_NUMBER                 289
#define SPC5_FLEXCAN2_FLEXCAN_BUF_07_NUMBER                 290
#define SPC5_FLEXCAN2_FLEXCAN_BUF_08_NUMBER                 291
#define SPC5_FLEXCAN2_FLEXCAN_BUF_09_NUMBER                 292
#define SPC5_FLEXCAN2_FLEXCAN_BUF_10_NUMBER                 293
#define SPC5_FLEXCAN2_FLEXCAN_BUF_11_NUMBER                 294
#define SPC5_FLEXCAN2_FLEXCAN_BUF_12_NUMBER                 295
#define SPC5_FLEXCAN2_FLEXCAN_BUF_13_NUMBER                 296
#define SPC5_FLEXCAN2_FLEXCAN_BUF_14_NUMBER                 297
#define SPC5_FLEXCAN2_FLEXCAN_BUF_15_NUMBER                 298
#define SPC5_FLEXCAN2_FLEXCAN_BUF_16_31_NUMBER              299
#define SPC5_FLEXCAN2_FLEXCAN_BUF_32_63_NUMBER              300
#define SPC5_FLEXCAN2_ENABLE_CLOCK()
#define SPC5_FLEXCAN2_DISABLE_CLOCK()
/** @} */

#endif /* SPC5_REGISTRY_H */

/** @} */