blob: 9b4a580c27512c03c1b490f2fbc26015caac5f65 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
|
/*
ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/**
* @file SAMA5D2x/sama_pmc.h
* @brief PMC helper driver header.
*
* @addtogroup SAMA5D2x_PMC
* @{
*/
#ifndef _SAMA_PMC_
#define _SAMA_PMC_
/*===========================================================================*/
/* Driver constants. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver pre-compile time settings. */
/*===========================================================================*/
/*===========================================================================*/
/* Derived constants and error checks. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver data structures and types. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver macros. */
/*===========================================================================*/
/**
* @name Generic PMC operations
* @{
*/
/**
* @brief Enable write protection on PMC registers block.
*
* @notapi
*/
#define pmcEnableWP() { \
PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN; \
}
/**
* @brief Disable write protection on PMC registers block.
*
* @notapi
*/
#define pmcDisableWP() { \
PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD; \
}
/**
* @brief Enables the clock of one or more peripheral having ID from 2 to
* 31.
*
* @param[in] mask PCER0 peripherals mask
*
* @api
*/
#define pmcEnablePidLow(mask) { \
pmcDisableWP(); \
PMC->PMC_PCER0 |= (mask); \
pmcEnableWP(); \
}
/**
* @brief Disables the clock of one or more peripheral having ID from 2 to
* 31.
*
* @param[in] mask PCDR0 peripherals mask
*
* @api
*/
#define pmcDisablePidLow(mask) { \
pmcDisableWP(); \
PMC->PMC_PCDR0 |= (mask); \
pmcEnableWP(); \
}
/**
* @brief Enables the clock of one or more peripheral having ID from 32 to
* 63.
*
* @param[in] mask PCER1 peripherals mask
*
* @api
*/
#define pmcEnablePidHigh(mask) { \
pmcDisableWP(); \
PMC->PMC_PCER1 |= (mask); \
pmcEnableWP(); \
}
/**
* @brief Disables the clock of one or more peripheral having ID from 32 to
* 63.
*
* @param[in] mask PCDR1 peripherals mask
*
* @api
*/
#define pmcDisablePidHigh(mask) { \
pmcDisableWP(); \
PMC->PMC_PCDR1 |= (mask); \
pmcEnableWP(); \
}
/** @} */
/**
* @name ADC peripherals specific PMC operations
* @{
*/
/**
* @brief Enables the PIT peripheral clock.
*
* @api
*/
#define pmcEnablePIT() pmcEnablePidLow(ID_PIT_MSK)
/**
* @brief Disables the PIT peripheral clock.
*
* @api
*/
#define pmcDisablePIT() pmcDisablePidLow(ID_PIT_MSK)
/**
* @brief Enables the XDMAC0 peripheral clock.
*
* @api
*/
#define pmcEnableXDMAC0() pmcEnablePidLow(ID_XDMAC0_MSK)
/**
* @brief Disables the XDMAC0 peripheral clock.
*
* @api
*/
#define pmcDisableXDMAC0() pmcDisablePidLow(ID_XDMAC0_MSK)
/**
* @brief Enables the XDMAC1 peripheral clock.
*
* @api
*/
#define pmcEnableXDMAC1() pmcEnablePidLow(ID_XDMAC1_MSK)
/**
* @brief Disables the XDMAC1 peripheral clock.
*
* @api
*/
#define pmcDisableXDMAC1() pmcDisablePidLow(ID_XDMAC1_MSK)
/**
* @brief Enables the H32MX peripheral clock.
*
* @api
*/
#define pmcEnableH32MX() pmcEnablePidLow(ID_MATRIX1_MSK)
/**
* @brief Disables the H32MX peripheral clock.
*
* @api
*/
#define pmcDisableH32MX() pmcDisablePidLow(ID_MATRIX1_MSK)
/**
* @brief Enables the H64MX peripheral clock.
*
* @api
*/
#define pmcEnableH64MX() pmcEnablePidLow(ID_MATRIX0_MSK)
/**
* @brief Disables the H64MX peripheral clock.
*
* @api
*/
#define pmcDisableH64MX() pmcDisablePidLow(ID_MATRIX0_MSK)
/**
* @brief Enables the PIO peripheral clock.
*
* @api
*/
#define pmcEnablePIO() pmcEnablePidLow(ID_PIOA_MSK)
/**
* @brief Disables the PIO peripheral clock.
*
* @api
*/
#define pmcDisablePIO() pmcDisablePidLow(ID_PIOA_MSK)
/**
* @brief Enables the SPI0 peripheral clock.
*
* @api
*/
#define pmcEnableSPI0() pmcEnablePidHigh(ID_SPI0_MSK)
/**
* @brief Disables the SPI0 peripheral clock.
*
* @api
*/
#define pmcDisableSPI0() pmcDisablePidHigh(ID_SPI0_MSK)
/**
* @brief Enables the SPI1 peripheral clock.
*
* @api
*/
#define pmcEnableSPI1() pmcEnablePidHigh(ID_SPI1_MSK)
/**
* @brief Disables the SPI11 peripheral clock.
*
* @api
*/
#define pmcDisableSPI1() pmcDisablePidHigh(ID_SPI1_MSK)
/**
* @brief Enables the UART0 peripheral clock.
*
* @api
*/
#define pmcEnableUART0() pmcEnablePidLow(ID_UART0_MSK)
/**
* @brief Disables the UART0 peripheral clock.
*
* @api
*/
#define pmcDisableUART0() pmcDisablePidLow(ID_UART0_MSK)
/**
* @brief Enables the UART1 peripheral clock.
*
* @api
*/
#define pmcEnableUART1() pmcEnablePidLow(ID_UART1_MSK)
/**
* @brief Disables the UART1 peripheral clock.
*
* @api
*/
#define pmcDisableUART1() pmcDisablePidLow(ID_UART1_MSK)
/**
* @brief Enables the UART2 peripheral clock.
*
* @api
*/
#define pmcEnableUART2() pmcEnablePidLow(ID_UART2_MSK)
/**
* @brief Disables the UART2 peripheral clock.
*
* @api
*/
#define pmcDisableUART2() pmcDisablePidLow(ID_UART2_MSK)
/**
* @brief Enables the UART3 peripheral clock.
*
* @api
*/
#define pmcEnableUART3() pmcEnablePidLow(ID_UART3_MSK)
/**
* @brief Disables the UART3 peripheral clock.
*
* @api
*/
#define pmcDisableUART3() pmcDisablePidLow(ID_UART3_MSK)
/**
* @brief Enables the UART4 peripheral clock.
*
* @api
*/
#define pmcEnableUART4() pmcEnablePidLow(ID_UART4_MSK)
/**
* @brief Disables the UART4 peripheral clock.
*
* @api
*/
#define pmcDisableUART4() pmcDisablePidLow(ID_UART4_MSK)
/**
* @brief Enables the FLEXCOM0 peripheral clock.
*
* @api
*/
#define pmcEnableFLEXCOM0() pmcEnablePidLow(ID_FLEXCOM0_MSK)
/**
* @brief Disables the FLEXCOM0 peripheral clock.
*
* @api
*/
#define pmcDisableFLEXCOM0() pmcDisablePidLow(ID_FLEXCOM0_MSK)
/**
* @brief Enables the FLEXCOM1 peripheral clock.
*
* @api
*/
#define pmcEnableFLEXCOM1() pmcEnablePidLow(ID_FLEXCOM1_MSK)
/**
* @brief Disables the FLEXCOM1 peripheral clock.
*
* @api
*/
#define pmcDisableFLEXCOM1() pmcDisablePidLow(ID_FLEXCOM1_MSK)
/**
* @brief Enables the FLEXCOM2 peripheral clock.
*
* @api
*/
#define pmcEnableFLEXCOM2() pmcEnablePidLow(ID_FLEXCOM2_MSK)
/**
* @brief Disables the FLEXCOM2 peripheral clock.
*
* @api
*/
#define pmcDisableFLEXCOM2() pmcDisablePidLow(ID_FLEXCOM2_MSK)
/**
* @brief Enables the FLEXCOM0 peripheral clock.
*
* @api
*/
#define pmcEnableFLEXCOM3() pmcEnablePidLow(ID_FLEXCOM3_MSK)
/**
* @brief Disables the FLEXCOM3 peripheral clock.
*
* @api
*/
#define pmcDisableFLEXCOM3() pmcDisablePidLow(ID_FLEXCOM3_MSK)
/**
* @brief Enables the FLEXCOM4 peripheral clock.
*
* @api
*/
#define pmcEnableFLEXCOM4() pmcEnablePidLow(ID_FLEXCOM4_MSK)
/**
* @brief Disables the FLEXCOM4 peripheral clock.
*
* @api
*/
#define pmcDisableFLEXCOM4() pmcDisablePidLow(ID_FLEXCOM4_MSK)
/**
* @brief Enables the TC0 peripheral clock.
*
* @api
*/
#define pmcEnableTC0() pmcEnablePidHigh(ID_TC0_MSK)
/**
* @brief Disables the TC0 peripheral clock.
*
* @api
*/
#define pmcDisableTC0() pmcDisablePidHigh(ID_TC0_MSK)
/**
* @brief Enables the TC1 peripheral clock.
*
* @api
*/
#define pmcEnableTC1() pmcEnablePidHigh(ID_TC1_MSK)
/**
* @brief Disables the TC1 peripheral clock.
*
* @api
*/
#define pmcDisableTC1() pmcDisablePidHigh(ID_TC1_MSK)
/**
* @brief Enables the AES peripheral clock.
*
* @api
*/
#define pmcEnableAES() pmcEnablePidLow(ID_AES_MSK)
/**
* @brief Disables the AES peripheral clock.
*
* @api
*/
#define pmcDisableAES() pmcDisablePidLow(ID_AES_MSK)
/**
* @brief Enables the TRNG peripheral clock.
*
* @api
*/
#define pmcEnableTRNG() pmcEnablePidHigh(ID_TRNG_MSK)
/**
* @brief Disables the TRNG peripheral clock.
*
* @api
*/
#define pmcDisableTRNG() pmcDisablePidHigh(ID_TRNG_MSK)
/**
* @brief Enables the DES peripheral clock.
*
* @api
*/
#define pmcEnableDES() pmcEnablePidLow(ID_TDES_MSK)
/**
* @brief Disables the DES peripheral clock.
*
* @api
*/
#define pmcDisableDES() pmcDisablePidLow(ID_TDES_MSK)
/**
* @brief Enables the SHA peripheral clock.
*
* @api
*/
#define pmcEnableSHA() pmcEnablePidLow(ID_SHA_MSK)
/**
* @brief Disables the SHA peripheral clock.
*
* @api
*/
#define pmcDisableSHA() pmcDisablePidLow(ID_SHA_MSK)
/**
* @brief Enables the ETH0 peripheral clock.
*
* @api
*/
#define pmcEnableETH0() pmcEnablePidLow(ID_GMAC0_MSK)
/**
* @brief Disables the ETH0 peripheral clock.
*
* @api
*/
#define pmcDisableETH0() pmcDisablePidLow(ID_GMAC0_MSK)
/**
* @brief Enables the SECUMOD peripheral clock.
*
* @api
*/
#define pmcEnableSEC() pmcEnablePidLow(ID_SECUMOD_MSK)
/**
* @brief Disables the SECUMOD peripheral clock.
*
* @api
*/
#define pmcDisableSEC() pmcDisablePidLow(ID_SECUMOD_MSK)
/**
* @brief Enables the SDMMC0 peripheral clock.
*
* @api
*/
#define pmcEnableSDMMC0() pmcEnablePidLow(ID_SDMMC0_MSK)
/**
* @brief Disables the SDMMC0 peripheral clock.
*
* @api
*/
#define pmcDisableSDMMC0() pmcDisablePidLow(ID_SDMMC0_MSK)
/**
* @brief Enables the SDMMC1 peripheral clock.
*
* @api
*/
#define pmcEnableSDMMC1() pmcEnablePidHigh(ID_SDMMC1_MSK)
/**
* @brief Disables the SDMMC1 peripheral clock.
*
* @api
*/
#define pmcDisableSDMMC1() pmcDisablePidHigh(ID_SDMMC1_MSK)
/** @} */
/*===========================================================================*/
/* External declarations. */
/*===========================================================================*/
#ifdef __cplusplus
extern "C" {
#endif
#ifdef __cplusplus
}
#endif
#endif /* _SAMA_PMC_ */
/** @} */
|
