aboutsummaryrefslogtreecommitdiffstats
path: root/os/hal/ports/SAMA/SAMA5D2x/sama_cache.c
blob: 0ed58a8871ed0329ad5c49458254c4f65df67ebb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
/*
    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio

    Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at

        http://www.apache.org/licenses/LICENSE-2.0

    Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.
*/

/**
 * @file    SAMA5D2x/sama_cache.c
 * @brief   SAMA CACHE support code.
 *
 * @addtogroup SAMA5D2x_CACHE
 * @{
 */

#include "hal.h"

#if !defined(SAMA_L2CC_ASSUME_ENABLED)
#define SAMA_L2CC_ASSUME_ENABLED 0
#endif

#if !defined(SAMA_L2CC_ENABLE)
#define SAMA_L2CC_ENABLE 0
#endif

/**
 * @brief   Invalidate D-Cache Region
 *
 * @param[in] start      Pointer to beginning of memory region.
 * @param[in] length     Length of the memory location.
 */
void cacheInvalidateRegion(void *start, uint32_t length) {

  uint32_t start_addr = (uint32_t)start;
  uint32_t end_addr = start_addr + length;
  uint32_t mva;

  /* Invalidate L1 D-Cache */
  for (mva = start_addr & ~(L1_CACHE_BYTES-1); mva < end_addr; mva += L1_CACHE_BYTES) {
    L1C_InvalidateDCacheMVA((uint32_t *)mva);
  }
#if ARM_SUPPORTS_L2CC
#if SAMA_L2CC_ASSUME_ENABLED || SAMA_L2CC_ENABLE
  /* Invalidate L2 Cache */
  for (mva = start_addr & ~(L2_CACHE_BYTES-1); mva < end_addr; mva += L2_CACHE_BYTES) {
    L2C_InvPa((uint32_t *)mva);
  }
#endif
#endif
}

/**
 * @brief   Clean D-Cache Region
 *
 * @param[in] start      Pointer to beginning of memory region.
 * @param[in] length     Length of the memory location.
 */
void cacheCleanRegion(void *start, uint32_t length) {

  uint32_t start_addr = (uint32_t)start;
  uint32_t end_addr = start_addr + length;
  uint32_t mva;

  /* Clean L1 D-Cache */
  for (mva = start_addr & ~(L1_CACHE_BYTES-1); mva < end_addr; mva += L1_CACHE_BYTES) {
    L1C_CleanDCacheMVA((uint32_t *)mva);
  }
#if ARM_SUPPORTS_L2CC
#if SAMA_L2CC_ASSUME_ENABLED || SAMA_L2CC_ENABLE
  /* Invalidate L2 Cache */
  for (mva = start_addr & ~(L2_CACHE_BYTES-1); mva < end_addr; mva += L2_CACHE_BYTES) {
    L2C_CleanPa((uint32_t *)mva);
  }
#endif
#endif
}

/**
 * @brief   Clean and Invalidate D-Cache Region
 *
 * @param[in] start      Pointer to beginning of memory region.
 * @param[in] length     Length of the memory location.
 */
void cacheCleanInvalidateRegion(void *start, uint32_t length) {

  uint32_t start_addr = (uint32_t)start;
  uint32_t end_addr = start_addr + length;
  uint32_t mva;

  /* Clean L1 D-Cache */
  for (mva = start_addr & ~(L1_CACHE_BYTES-1); mva < end_addr; mva += L1_CACHE_BYTES) {
    L1C_CleanInvalidateDCacheMVA((uint32_t *)mva);
  }
#if ARM_SUPPORTS_L2CC
#if SAMA_L2CC_ASSUME_ENABLED || SAMA_L2CC_ENABLE
  /* Invalidate L2 Cache */
  for (mva = start_addr & ~(L2_CACHE_BYTES-1); mva < end_addr; mva += L2_CACHE_BYTES) {
    L2C_CleanInvPa((uint32_t *)mva);
  }
#endif
#endif
}

/** @} */