blob: 28e7575c47a05e58854461571329c17dc7136640 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
|
/*
SPC5 HAL - Copyright (C) 2013 STMicroelectronics
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/**
* @file SPC5xx/spc5_linflex.h
* @brief LINFlex helper driver header.
*
* @addtogroup SPC5xx_LINFLEX
* @{
*/
#ifndef _SPC5_LINFLEX_H_
#define _SPC5_LINFLEX_H_
/*===========================================================================*/
/* Driver constants. */
/*===========================================================================*/
/**
* @name LINIER register bits definitions
* @{
*/
#define SPC5_LINIER_HRIE (1U << 0)
#define SPC5_LINIER_DTIE (1U << 1)
#define SPC5_LINIER_DRIE (1U << 2)
#define SPC5_LINIER_DBEIE (1U << 3)
#define SPC5_LINIER_DBFIE (1U << 4)
#define SPC5_LINIER_WUIE (1U << 5)
#define SPC5_LINIER_LSIE (1U << 6)
#define SPC5_LINIER_BOIE (1U << 7)
#define SPC5_LINIER_FEIE (1U << 8)
#define SPC5_LINIER_HEIE (1U << 11)
#define SPC5_LINIER_CEIE (1U << 12)
#define SPC5_LINIER_BEIE (1U << 13)
#define SPC5_LINIER_OCIE (1U << 14)
#define SPC5_LINIER_SZIE (1U << 15)
/** @} */
/**
* @name UARTSR register bits definitions
* @{
*/
#define SPC5_UARTSR_NF (1U << 0)
#define SPC5_UARTSR_DTF (1U << 1)
#define SPC5_UARTSR_DRF (1U << 2)
#define SPC5_UARTSR_WUF (1U << 5)
#define SPC5_UARTSR_RPS (1U << 6)
#define SPC5_UARTSR_BOF (1U << 7)
#define SPC5_UARTSR_FEF (1U << 8)
#define SPC5_UARTSR_RMB (1U << 9)
#define SPC5_UARTSR_PE0 (1U << 10)
#define SPC5_UARTSR_PE1 (1U << 11)
#define SPC5_UARTSR_PE2 (1U << 12)
#define SPC5_UARTSR_PE3 (1U << 13)
#define SPC5_UARTSR_OCF (1U << 14)
#define SPC5_UARTSR_SZF (1U << 15)
/** @} */
/**
* @name UARTCR register bits definitions
* @{
*/
#define SPC5_UARTCR_UART (1U << 0)
#define SPC5_UARTCR_WL (1U << 1)
#define SPC5_UARTCR_PCE (1U << 2)
#define SPC5_UARTCR_OP (1U << 3)
#define SPC5_UARTCR_TXEN (1U << 4)
#define SPC5_UARTCR_RXEN (1U << 5)
/** @} */
/*===========================================================================*/
/* Driver pre-compile time settings. */
/*===========================================================================*/
/*===========================================================================*/
/* Derived constants and error checks. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver data structures and types. */
/*===========================================================================*/
struct spc5_linflex {
int16_t LINFLEX_reserved1;
union {
vuint16_t R;
struct {
vuint16_t CCD :1;
vuint16_t CFD :1;
vuint16_t LASE :1;
vuint16_t AWUM :1;
vuint16_t MBL :4;
vuint16_t BF :1;
vuint16_t SFTM :1;
vuint16_t LBKM :1;
vuint16_t MME :1;
vuint16_t SBDT :1;
vuint16_t RBLM :1;
vuint16_t SLEEP :1;
vuint16_t INIT :1;
} B;
} LINCR1;
int16_t LINFLEX_reserved2;
union {
vuint16_t R;
struct {
vuint16_t SZIE :1;
vuint16_t OCIE :1;
vuint16_t BEIE :1;
vuint16_t CEIE :1;
vuint16_t HEIE :1;
vuint16_t :2;
vuint16_t FEIE :1;
vuint16_t BOIE :1;
vuint16_t LSIE :1;
vuint16_t WUIE :1;
vuint16_t DBFIE :1;
vuint16_t DBEIE :1;
vuint16_t DRIE :1;
vuint16_t DTIE :1;
vuint16_t HRIE :1;
} B;
} LINIER;
int16_t LINFLEX_reserved3;
union {
vuint16_t R;
struct {
vuint16_t LINS :4;
vuint16_t :2;
vuint16_t RMB :1;
vuint16_t :1;
vuint16_t RBSY :1;
vuint16_t RPS :1;
vuint16_t WUF :1;
vuint16_t DBFF :1;
vuint16_t DBEF :1;
vuint16_t DRF :1;
vuint16_t DTF :1;
vuint16_t HRF :1;
} B;
} LINSR;
int16_t LINFLEX_reserved4;
union {
vuint16_t R;
struct {
vuint16_t SZF :1;
vuint16_t OCF :1;
vuint16_t BEF :1;
vuint16_t CEF :1;
vuint16_t SFEF :1;
vuint16_t BDEF :1;
vuint16_t IDPEF :1;
vuint16_t FEF :1;
vuint16_t BOF :1;
vuint16_t :6;
vuint16_t NF :1;
} B;
} LINESR;
int16_t LINFLEX_reserved5;
union {
vuint16_t R;
struct {
vuint16_t :1;
vuint16_t TDFL :2;
vuint16_t :1;
vuint16_t RDFL :2;
vuint16_t :4;
vuint16_t RXEN :1;
vuint16_t TXEN :1;
vuint16_t OP :1;
vuint16_t PCE :1;
vuint16_t WL :1;
vuint16_t UART :1;
} B;
} UARTCR;
int16_t LINFLEX_reserved6;
union {
vuint16_t R;
struct {
vuint16_t SZF :1;
vuint16_t OCF :1;
vuint16_t PE :4;
vuint16_t RMB :1;
vuint16_t FEF :1;
vuint16_t BOF :1;
vuint16_t RPS :1;
vuint16_t WUF :1;
vuint16_t :2;
vuint16_t DRF :1;
vuint16_t DTF :1;
vuint16_t NF :1;
} B;
} UARTSR;
int16_t LINFLEX_reserved7;
union {
vuint16_t R;
struct {
vuint16_t :5;
vuint16_t LTOM :1;
vuint16_t IOT :1;
vuint16_t TOCE :1;
vuint16_t CNT :8;
} B;
} LINTCSR;
int16_t LINFLEX_reserved8;
union {
vuint16_t R;
struct {
vuint16_t OC2 :8;
vuint16_t OC1 :8;
} B;
} LINOCR;
int16_t LINFLEX_reserved9;
union {
vuint16_t R;
struct {
vuint16_t :4;
vuint16_t RTO :4;
vuint16_t :1;
vuint16_t HTO :7;
} B;
} LINTOCR;
int16_t LINFLEX_reserved10;
union {
vuint16_t R;
struct {
vuint16_t :12;
vuint16_t DIV_F :4;
} B;
} LINFBRR;
int16_t LINFLEX_reserved11;
union {
vuint16_t R;
struct {
vuint16_t :3;
vuint16_t DIV_M :13;
} B;
} LINIBRR;
int16_t LINFLEX_reserved12;
union {
vuint16_t R;
struct {
vuint16_t :8;
vuint16_t CF :8;
} B;
} LINCFR;
int16_t LINFLEX_reserved13;
union {
vuint16_t R;
struct {
vuint16_t :1;
vuint16_t IOBE :1;
vuint16_t IOPE :1;
vuint16_t WURQ :1;
vuint16_t DDRQ :1;
vuint16_t DTRQ :1;
vuint16_t ABRQ :1;
vuint16_t HTRQ :1;
vuint16_t :8;
} B;
} LINCR2;
int16_t LINFLEX_reserved14;
union {
vuint16_t R;
struct {
vuint16_t DFL :6;
vuint16_t DIR :1;
vuint16_t CCS :1;
vuint16_t :2;
vuint16_t ID :6;
} B;
} BIDR;
union {
vuint32_t R;
struct {
vuint32_t DATA3 :8;
vuint32_t DATA2 :8;
vuint32_t DATA1 :8;
vuint32_t DATA0 :8;
} B;
} BDRL;
union {
vuint32_t R;
struct {
vuint32_t DATA7 :8;
vuint32_t DATA6 :8;
vuint32_t DATA5 :8;
vuint32_t DATA4 :8;
} B;
} BDRM;
int16_t LINFLEX_reserved15;
union {
vuint16_t R;
struct {
vuint16_t :8;
vuint16_t FACT :8;
} B;
} IFER;
int16_t LINFLEX_reserved16;
union {
vuint16_t R;
struct {
vuint16_t :12;
vuint16_t IFMI :4;
} B;
} IFMI;
int16_t LINFLEX_reserved17;
union {
vuint16_t R;
struct {
vuint16_t :12;
vuint16_t IFM :4;
} B;
} IFMR;
int16_t LINFLEX_reserved18;
union {
vuint16_t R;
struct {
vuint16_t :3;
vuint16_t DFL :3;
vuint16_t DIR :1;
vuint16_t CCS :1;
vuint16_t :2;
vuint16_t ID :6;
} B;
} IFCR0;
int16_t LINFLEX_reserved19;
union {
vuint16_t R;
struct {
vuint16_t :3;
vuint16_t DFL :3;
vuint16_t DIR :1;
vuint16_t CCS :1;
vuint16_t :2;
vuint16_t ID :6;
} B;
} IFCR1;
int16_t LINFLEX_reserved20;
union {
vuint16_t R;
struct {
vuint16_t :3;
vuint16_t DFL :3;
vuint16_t DIR :1;
vuint16_t CCS :1;
vuint16_t :2;
vuint16_t ID :6;
} B;
} IFCR2;
int16_t LINFLEX_reserved21;
union {
vuint16_t R;
struct {
vuint16_t :3;
vuint16_t DFL :3;
vuint16_t DIR :1;
vuint16_t CCS :1;
vuint16_t :2;
vuint16_t ID :6;
} B;
} IFCR3;
int16_t LINFLEX_reserved22;
union {
vuint16_t R;
struct {
vuint16_t :3;
vuint16_t DFL :3;
vuint16_t DIR :1;
vuint16_t CCS :1;
vuint16_t :2;
vuint16_t ID :6;
} B;
} IFCR4;
int16_t LINFLEX_reserved23;
union {
vuint16_t R;
struct {
vuint16_t :3;
vuint16_t DFL :3;
vuint16_t DIR :1;
vuint16_t CCS :1;
vuint16_t :2;
vuint16_t ID :6;
} B;
} IFCR5;
int16_t LINFLEX_reserved24;
union {
vuint16_t R;
struct {
vuint16_t :3;
vuint16_t DFL :3;
vuint16_t DIR :1;
vuint16_t CCS :1;
vuint16_t :2;
vuint16_t ID :6;
} B;
} IFCR6;
int16_t LINFLEX_reserved25;
union {
vuint16_t R;
struct {
vuint16_t :3;
vuint16_t DFL :3;
vuint16_t DIR :1;
vuint16_t CCS :1;
vuint16_t :2;
vuint16_t ID :6;
} B;
} IFCR7;
};
/*===========================================================================*/
/* Driver macros. */
/*===========================================================================*/
/*===========================================================================*/
/* External declarations. */
/*===========================================================================*/
/**
* @name LINFlex units references
* @{
*/
#if SPC5_HAS_LINFLEX0 || defined(__DOXYGEN__)
#define SPC5_LINFLEX0 (*(struct spc5_linflex *)0xFFE40000UL)
#endif
#if SPC5_HAS_LINFLEX1 || defined(__DOXYGEN__)
#define SPC5_LINFLEX1 (*(struct spc5_linflex *)0xFFE44000UL)
#endif
#if SPC5_HAS_LINFLEX2 || defined(__DOXYGEN__)
#define SPC5_LINFLEX2 (*(struct spc5_linflex *)0xFFE48000UL)
#endif
#if SPC5_HAS_LINFLEX3 || defined(__DOXYGEN__)
#define SPC5_LINFLEX3 (*(struct spc5_linflex *)0xFFE4C000UL)
#endif
/** @} */
#endif /* _SPC5_LINFLEX_H_ */
/** @} */
|
