aboutsummaryrefslogtreecommitdiffstats
path: root/os/hal/platforms/SAM4L/hal_lld.c
blob: 2ee8fba1ec7163e8d8cb9050b0e469c9f62a69bb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
/*
    ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010,
                 2011,2012,2013 Giovanni Di Sirio.

    This file is part of ChibiOS/RT.

    ChibiOS/RT is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation; either version 3 of the License, or
    (at your option) any later version.

    ChibiOS/RT is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this program.  If not, see <http://www.gnu.org/licenses/>.
*/

/**
 * @file    templates/hal_lld.c
 * @brief   HAL Driver subsystem low level driver source template.
 *
 * @addtogroup HAL
 * @{
 */

#include "ch.h"
#include "hal.h"

/*===========================================================================*/
/* Driver local definitions.                                                 */
/*===========================================================================*/

#define SAM_PM_UNLOCK(addr)                                                 \
  PM->PM_UNLOCK = BPM_UNLOCK_KEY(0xAAu) |                                   \
                  BPM_UNLOCK_ADDR((uint32_t)(addr) - (uint32_t)PM)

#define SAM_SCIF_UNLOCK(addr)                                               \
  SCIF->SCIF_UNLOCK = SCIF_UNLOCK_KEY(0xAAu) |                              \
                      SCIF_UNLOCK_ADDR((uint32_t)(addr) - (uint32_t)SCIF)

/*===========================================================================*/
/* Driver exported variables.                                                */
/*===========================================================================*/

/*===========================================================================*/
/* Driver local variables.                                                   */
/*===========================================================================*/

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

void sam_set_optimal_flash_mode(void) {

  if (SAM_PMCON_PS == SAM_PMCON_PS0) {
    /* Scalability Level 0.*/
    if (SAM_CPU_CLK > SAM_FLASH0WS_MAX) {
      /* One wait state required.*/
      if (SAM_CPU_CLK <= SAM_FLASH1WS_MAX) {
        /* Fast read mode disabled.*/
      }
      else {
        /* Fast read mode enabled.*/
      }
    }
    else {
      /* No wait state required.*/
    }
  }
  else {
    /* Scalability Level 1.*/
    if (SAM_CPU_CLK > SAM_FLASH0WS_MAX) {

    }
    else {

    }
  }
}

/*===========================================================================*/
/* Driver interrupt handlers.                                                */
/*===========================================================================*/

/*===========================================================================*/
/* Driver exported functions.                                                */
/*===========================================================================*/

/**
 * @brief   Enables a module on one of the PBx buses.
 * @note    PB bridges are assumed to be already enabled.
 *
 * @param[in] bus_id    id of the bus
 * @param[in] module    module address
 */
void sam_enable_module(uint32_t bus_id, uint32_t module) {
  uint32_t   mask;

  mask = *(&PM->PM_CPUMASK + bus_id);
  mask |= 1U << module;
  SAM_PM_UNLOCK((uint32_t)&PM->PM_CPUMASK + (4 * bus_id));
  *(&PM->PM_CPUMASK + bus_id) |= mask;
}

/**
 * @brief   Disables a module on one of the PBx buses.
 * @note    PB bridges are assumed to be already enabled.
 *
 * @param[in] bus_id    id of the bus
 * @param[in] module    module index
 */
void sam_disable_module(uint32_t bus_id, uint32_t module) {
  uint32_t   mask;

  mask = *(&PM->PM_CPUMASK + bus_id);
  mask &= ~(1U << module);
  SAM_PM_UNLOCK((uint32_t)&PM->PM_CPUMASK + (4 * bus_id));
  *(&PM->PM_CPUMASK + bus_id) = mask;
}

/**
 * @brief   Clock initialization.
 */
void sam_clock_init(void) {

#if SAM_NO_INIT
  /* Enables bridges.*/
  sam_enable_module(SAM_CLK_GRP_HSB, SAM_HSB_PBA_BRIDGE);
  sam_enable_module(SAM_CLK_GRP_HSB, SAM_HSB_PBB_BRIDGE);
  sam_enable_module(SAM_CLK_GRP_HSB, SAM_HSB_PBC_BRIDGE);
  sam_enable_module(SAM_CLK_GRP_HSB, SAM_HSB_PBD_BRIDGE);

#if SAM_USE_PICOCACHE
  /* Enable the PicoCache.*/
  sam_enable_module(SAM_CLK_GRP_PBB, SAM_PBB_HRAMC1_DATA);
  sam_enable_module(SAM_CLK_GRP_PBB, SAM_PBB_HRAMC1_REGS);
  HCACHE->HCACHE_CTRL = HCACHE_CTRL_CEN_YES;
  while ((HCACHE->HCACHE_SR & HCACHE_SR_CSTS_EN) == 0)
    ;
#endif

  /* Setting up prescalers.*/
  SAM_PM_UNLOCK(&PM->PM_CPUSEL);
  PM->PM_CPUSEL = SAM_CPUSEL;
  SAM_PM_UNLOCK(&PM->PM_PBASEL);
  PM->PM_PBASEL = SAM_PBASEL;
  SAM_PM_UNLOCK(&PM->PM_PBBSEL);
  PM->PM_PBBSEL = SAM_PBBSEL;
  SAM_PM_UNLOCK(&PM->PM_PBCSEL);
  PM->PM_PBCSEL = SAM_PBCSEL;
  SAM_PM_UNLOCK(&PM->PM_PBDSEL);
  PM->PM_PBDSEL = SAM_PBDSEL;

  /* Switching to the selected clock source, enabling it if necessary.*/
#if SAM_MCCTRL_MCSEL == SAM_MCSEL_RCSYS
  /* Nothing to do, already running from SYSIRC.*/
#endif

#if SAM_MCCTRL_MCSEL == SAM_MCSEL_OSC0
  SAM_SCIF_UNLOCK(&SCIF->SCIF_OSCCTRL0);
  SCIF->SCIF_OSCCTRL0 = SAM_OSCCTRL_GAIN    | SAM_OSCCTRL_MODE |
                        SAM_OSCCTRL_STARTUP | SAM_OSCCTRL_OSCEN;
  while (!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_OSC0RDY))
    ;
  sam_set_optimal_flash_mode();
#endif /* SAM_MCCTRL_MCSEL == SAM_MCSEL_RCSYS */

#if SAM_MCCTRL_MCSEL == SAM_MCSEL_PLL
#endif /* SAM_MCCTRL_MCSEL == SAM_MCSEL_PLL */

#if SAM_MCCTRL_MCSEL == SAM_MCSEL_DFLL
#endif /* SAM_MCCTRL_MCSEL == SAM_MCSEL_DFLL */

#if SAM_MCCTRL_MCSEL == SAM_MCSEL_RC80M
#endif /* SAM_MCCTRL_MCSEL == SAM_MCSEL_RC80M */

#if SAM_MCCTRL_MCSEL == SAM_MCSEL_RCFAST
#endif /* SAM_MCCTRL_MCSEL == SAM_MCSEL_RCFAST */

#if SAM_MCCTRL_MCSEL == SAM_MCSEL_RC1M
#endif /* SAM_MCCTRL_MCSEL == SAM_MCSEL_RC1M */

#endif /* SAM_NO_INIT */
}

/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {

}

/** @} */