1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
|
/* ---------------------------------------------------------------------------- */
/* Atmel Microcontroller Software Support */
/* SAM Software Package License */
/* ---------------------------------------------------------------------------- */
/* Copyright (c) 2015, Atmel Corporation */
/* */
/* All rights reserved. */
/* */
/* Redistribution and use in source and binary forms, with or without */
/* modification, are permitted provided that the following condition is met: */
/* */
/* - Redistributions of source code must retain the above copyright notice, */
/* this list of conditions and the disclaimer below. */
/* */
/* Atmel's name may not be used to endorse or promote products derived from */
/* this software without specific prior written permission. */
/* */
/* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR */
/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */
/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE */
/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, */
/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */
/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, */
/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF */
/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING */
/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */
/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */
/* ---------------------------------------------------------------------------- */
#ifndef _SAMA5D28_
#define _SAMA5D28_
/** \addtogroup SAMA5D28_definitions SAMA5D28 definitions
This file defines all structures and symbols for SAMA5D28:
- registers and bitfields
- peripheral base address
- peripheral ID
- PIO definitions
*/
/*@{*/
#ifdef __cplusplus
extern "C" {
#endif
#include <stdint.h>
/* ************************************************************************** */
/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMA5D28 */
/* ************************************************************************** */
/** \addtogroup SAMA5D28_api Peripheral Software API */
/*@{*/
#include "component/component_acc.h"
#include "component/component_adc.h"
#include "component/component_aesb.h"
#include "component/component_aes.h"
#include "component/component_aic.h"
#include "component/component_aximx.h"
#include "component/component_bsc.h"
#include "component/component_chipid.h"
#include "component/component_classd.h"
#include "component/component_flexcom.h"
#include "component/component_gmac.h"
#include "component/component_i2sc.h"
#include "component/component_icm.h"
#include "component/component_isc.h"
#include "component/component_l2cc.h"
#include "component/component_lcdc.h"
#include "component/component_matrix.h"
#include "component/component_mcan.h"
#include "component/component_mpddrc.h"
#include "component/component_pdmic.h"
#include "component/component_pio.h"
#include "component/component_pit.h"
#include "component/component_pmc.h"
#include "component/component_pwm.h"
#include "component/component_qspi.h"
#include "component/component_rstc.h"
#include "component/component_rtc.h"
#include "component/component_rxlp.h"
#include "component/component_sckc.h"
#include "component/component_sdmmc.h"
#include "component/component_secumod.h"
#include "component/component_sfc.h"
#include "component/component_sfr.h"
#include "component/component_sfrbu.h"
#include "component/component_sha.h"
#include "component/component_shdwc.h"
#include "component/component_smc.h"
#include "component/component_spi.h"
#include "component/component_ssc.h"
#include "component/component_tc.h"
#include "component/component_tdes.h"
#include "component/component_trng.h"
#include "component/component_twi.h"
#include "component/component_uart.h"
#include "component/component_usart.h"
#include "component/component_udphs.h"
#include "component/component_wdt.h"
#include "component/component_xdmac.h"
/*@}*/
/* ************************************************************************** */
/* BASE ADDRESS DEFINITIONS FOR SAMA5D28 */
/* ************************************************************************** */
/** \addtogroup SAMA5D28_base Peripheral Base Address Definitions */
/*@{*/
#define AXIMX ((Aximx *)0x00600000U) /**< \brief (AXIMX ) Base Address */
#define L2CC ((L2cc *)0x00A00000U) /**< \brief (L2CC ) Base Address */
#define SDMMC0 ((Sdmmc *)0xA0000000U) /**< \brief (SDMMC0 ) Base Address */
#define SDMMC1 ((Sdmmc *)0xB0000000U) /**< \brief (SDMMC1 ) Base Address */
#define LCDC ((Lcdc *)0xF0000000U) /**< \brief (LCDC ) Base Address */
#define XDMAC1 ((Xdmac *)0xF0004000U) /**< \brief (XDMAC1 ) Base Address */
#define ISC ((Isc *)0xF0008000U) /**< \brief (ISC ) Base Address */
#define MPDDRC ((Mpddrc *)0xF000C000U) /**< \brief (MPDDRC ) Base Address */
#define XDMAC0 ((Xdmac *)0xF0010000U) /**< \brief (XDMAC0 ) Base Address */
#define PMC ((Pmc *)0xF0014000U) /**< \brief (PMC ) Base Address */
#define MATRIX0 ((Matrix *)0xF0018000U) /**< \brief (MATRIX0 ) Base Address */
#define AESB ((Aesb *)0xF001C000U) /**< \brief (AESB ) Base Address */
#define QSPI0 ((Qspi *)0xF0020000U) /**< \brief (QSPI0 ) Base Address */
#define QSPI1 ((Qspi *)0xF0024000U) /**< \brief (QSPI1 ) Base Address */
#define SHA ((Sha *)0xF0028000U) /**< \brief (SHA ) Base Address */
#define AES ((Aes *)0xF002C000U) /**< \brief (AES ) Base Address */
#define SPI0 ((Spi *)0xF8000000U) /**< \brief (SPI0 ) Base Address */
#define SSC0 ((Ssc *)0xF8004000U) /**< \brief (SSC0 ) Base Address */
#define GMAC0 ((Gmac *)0xF8008000U) /**< \brief (GMAC0 ) Base Address */
#define TC0 ((Tc *)0xF800C000U) /**< \brief (TC0 ) Base Address */
#define TC1 ((Tc *)0xF8010000U) /**< \brief (TC1 ) Base Address */
#define HSMC ((Smc *)0xF8014000U) /**< \brief (HSMC ) Base Address */
#define PDMIC ((Pdmic *)0xF8018000U) /**< \brief (PDMIC ) Base Address */
#define UART0 ((Uart *)0xF801C000U) /**< \brief (UART0 ) Base Address */
#define UART1 ((Uart *)0xF8020000U) /**< \brief (UART1 ) Base Address */
#define UART2 ((Uart *)0xF8024000U) /**< \brief (UART2 ) Base Address */
#define TWIHS0 ((Twi *)0xF8028000U) /**< \brief (TWIHS0 ) Base Address */
#define PWM ((Pwm *)0xF802C000U) /**< \brief (PWM ) Base Address */
#define SFR ((Sfr *)0xF8030000U) /**< \brief (SFR ) Base Address */
#define FLEXCOM0 ((Flexcom *)0xF8034000U) /**< \brief (FLEXCOM0) Base Address */
#define USART0 ((Usart *)0xF8034200U) /**< \brief (FLEXCOM0_USART) Base Address */
#define FCOMSPI0 ((Spi *)0xF8034400U) /**< \brief (FLEXCOM0_SPI) Base Address */
#define TWI0 ((Twi *)0xF8034600U) /**< \brief (FLEXCOM0_TWI) Base Address */
#define FLEXCOM1 ((Flexcom *)0xF8038000U) /**< \brief (FLEXCOM1) Base Address */
#define USART1 ((Usart *)0xF8038200U) /**< \brief (FLEXCOM1_USART) Base Address */
#define FCOMSPI1 ((Spi *)0xF8038400U) /**< \brief (FLEXCOM1_SPI) Base Address */
#define TWI1 ((Twi *)0xF8038600U) /**< \brief (FLEXCOM1_TWI) Base Address */
#define SAIC ((Aic *)0xF803C000U) /**< \brief (SAIC ) Base Address */
#define ICM ((Icm *)0xF8040000U) /**< \brief (ICM ) Base Address */
#define SECURAM ((Securam *)0xF8044000U) /**< \brief (SECURAM ) Base Address */
#define RSTC ((Rstc *)0xF8048000U) /**< \brief (RSTC ) Base Address */
#define SHDWC ((Shdwc *)0xF8048010U) /**< \brief (SHDWC ) Base Address */
#define PIT ((Pit *)0xF8048030U) /**< \brief (PIT ) Base Address */
#define WDT ((Wdt *)0xF8048040U) /**< \brief (WDT ) Base Address */
#define SCKC ((Sckc *)0xF8048050U) /**< \brief (SCKC ) Base Address */
#define BSC ((Bsc *)0xF8048054U) /**< \brief (BSC ) Base Address */
#define RTC ((Rtc *)0xF80480B0U) /**< \brief (RTC ) Base Address */
#define RXLP ((Rxlp *)0xF8049000U) /**< \brief (RXLP ) Base Address */
#define ACC ((Acc *)0xF804A000U) /**< \brief (ACC ) Base Address */
#define SFC ((Sfc *)0xF804C000U) /**< \brief (SFC ) Base Address */
#define I2SC0 ((I2sc *)0xF8050000U) /**< \brief (I2SC0 ) Base Address */
#define MCAN0 ((Mcan *)0xF8054000U) /**< \brief (MCAN0 ) Base Address */
#define SPI1 ((Spi *)0xFC000000U) /**< \brief (SPI1 ) Base Address */
#define SSC1 ((Ssc *)0xFC004000U) /**< \brief (SSC1 ) Base Address */
#define UART3 ((Uart *)0xFC008000U) /**< \brief (UART3 ) Base Address */
#define UART4 ((Uart *)0xFC00C000U) /**< \brief (UART4 ) Base Address */
#define FLEXCOM2 ((Flexcom *)0xFC010000U) /**< \brief (FLEXCOM2) Base Address */
#define USART2 ((Usart *)0xFC010200U) /**< \brief (FLEXCOM2_USART) Base Address */
#define FCOMSPI2 ((Spi *)0xFC010400U) /**< \brief (FLEXCOM2_SPI) Base Address */
#define TWI2 ((Twi *)0xFC010600U) /**< \brief (FLEXCOM2_TWI) Base Address */
#define FLEXCOM3 ((Flexcom *)0xFC014000U) /**< \brief (FLEXCOM3) Base Address */
#define USART3 ((Usart *)0xFC014200U) /**< \brief (FLEXCOM3_USART) Base Address */
#define FCOMSPI3 ((Spi *)0xFC014400U) /**< \brief (FLEXCOM3_SPI) Base Address */
#define TWI3 ((Twi *)0xFC014600U) /**< \brief (FLEXCOM3_TWI) Base Address */
#define FLEXCOM4 ((Flexcom *)0xFC018000U) /**< \brief (FLEXCOM4) Base Address */
#define USART4 ((Usart *)0xFC018200U) /**< \brief (FLEXCOM4_USART) Base Address */
#define FCOMSPI4 ((Spi *)0xFC018400U) /**< \brief (FLEXCOM4_SPI) Base Address */
#define TWI4 ((Twi *)0xFC018600U) /**< \brief (FLEXCOM4_TWI) Base Address */
#define TRNG ((Trng *)0xFC01C000U) /**< \brief (TRNG ) Base Address */
#define AIC ((Aic *)0xFC020000U) /**< \brief (AIC ) Base Address */
#define TWIHS1 ((Twi *)0xFC028000U) /**< \brief (TWIHS1 ) Base Address */
#define UDPHS ((Udphs *)0xFC02C000U) /**< \brief (UDPHS ) Base Address */
#define ADC ((Adc *)0xFC030000U) /**< \brief (ADC ) Base Address */
#define PIOA ((Pio *)0xFC038000U) /**< \brief (PIOA ) Base Address */
#define MATRIX1 ((Matrix *)0xFC03C000U) /**< \brief (MATRIX1 ) Base Address */
#define SECUMOD ((Secumod *)0xFC040000U) /**< \brief (SECUMOD ) Base Address */
#define TDES ((Tdes *)0xFC044000U) /**< \brief (TDES ) Base Address */
#define CLASSD ((Classd *)0xFC048000U) /**< \brief (CLASSD ) Base Address */
#define I2SC1 ((I2sc *)0xFC04C000U) /**< \brief (I2SC1 ) Base Address */
#define MCAN1 ((Mcan *)0xFC050000U) /**< \brief (MCAN1 ) Base Address */
#define SFRBU ((Sfrbu *)0xFC05C000U) /**< \brief (SFRBU ) Base Address */
#define CHIPID ((Chipid *)0xFC069000U) /**< \brief (CHIPID ) Base Address */
/*@}*/
/* ************************************************************************** */
/* PIO DEFINITIONS FOR SAMA5D28 */
/* ************************************************************************** */
/** \addtogroup SAMA5D28_pio Peripheral Pio Definitions */
/*@{*/
#include "pio/pio_sama5d28.h"
/*@}*/
/* ************************************************************************** */
/* MEMORY MAPPING DEFINITIONS FOR SAMA5D28 */
/* ************************************************************************** */
#define IRAM_SIZE (0x20000u)
#define EBI_CS0_ADDR (0x10000000u) /**< EBI Chip Select 0 base address */
#define DDR_CS_ADDR (0x20000000u) /**< DDR Chip Select base address */
#define DDR_AES_CS_ADDR (0x40000000u) /**< DDR with AES Chip Select base address */
#define EBI_CS1_ADDR (0x60000000u) /**< EBI Chip Select 1 base address */
#define EBI_CS2_ADDR (0x70000000u) /**< EBI Chip Select 2 base address */
#define EBI_CS3_ADDR (0x80000000u) /**< EBI Chip Select 3 base address */
#define QSPI_AES0_ADDR (0x90000000u) /**< QPSI Memory crypted with AES 0 base address */
#define QSPI_AES1_ADDR (0x98000000u) /**< QPSI Memory crypted with AES 1 base address */
#define SDMMC0_ADDR (0xA0000000u) /**< SDMMC 0 base address */
#define SDMMC1_ADDR (0xB0000000u) /**< SDMMC 1 base address */
#define NFC_ADDR (0xC0000000u) /**< NAND Flash Controller Command base address */
#define QSPIMEM0_ADDR (0xD0000000u) /**< QSPI Memory 0 base address */
#define QSPIMEM1_ADDR (0xD8000000u) /**< QSPI Memory 1 base address */
#define IROM_ADDR (0x00000000u) /**< Internal ROM base address */
#define ECC_ROM_ADDR (0x00040000u) /**< ECC ROM base address */
#define NFC_RAM_ADDR (0x00100000u) /**< NAND Flash Controller RAM base address */
#define IRAM0_ADDR (0x00200000u) /**< Internal RAM 0 base address */
#define IRAM_ADDR IRAM0_ADDR
#define IRAM1_ADDR (0x00220000u) /**< Internal RAM 1 base address */
#define UDPHS_RAM_ADDR (0x00300000u) /**< USB High Speed Device Port RAM base address */
#define UHPHS_OHCI_ADDR (0x00400000u) /**< USB High Speed Device Port RAM base address */
#define UHPHS_EHCI_ADDR (0x00500000u) /**< USB High Speed Device Port RAM base address */
#define AXIMX_ADDR (0x00600000u) /**< AXI Bus Matrix base address */
#define DAP_ADDR (0x00700000u) /**< Debug Access Port base address */
#define PTCMEM_ADDR (0x00800000u) /**< PTC Memory base address */
#ifdef __cplusplus
}
#endif
/*@}*/
#endif /* _SAMA5D28_ */
|
