aboutsummaryrefslogtreecommitdiffstats
path: root/os/common/startup
Commit message (Expand)AuthorAgeFilesLines
* Added initializer sections for flash0...flash7 memory areas in GCC Cortex-M l...Giovanni Di Sirio2018-06-0211-228/+365
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@12072 110e8d01-0319-4d1...Giovanni Di Sirio2018-06-021-28/+0
* Fixed bug #952.Giovanni Di Sirio2018-05-271-6/+10
* Added F413 board, demo and revised HAL code, to be tested.Giovanni Di Sirio2018-05-142-1/+92
* Fixed bug #947.Giovanni Di Sirio2018-05-122-2/+2
* Removed -fsingle-precision-constant as default FPU option.Giovanni Di Sirio2018-04-281-1/+1
* Fixed bug #941.Giovanni Di Sirio2018-04-271-1/+1
* Fixed ID number 1 and 73 as per datasheet errata.isiora2018-04-131-0/+7
* Readded Aes wrapperedolomb2018-04-131-0/+3
* Fixed bugsedolomb2018-04-131-0/+4
* Added ARM_SUPPORTS_L2CC.isiora2018-04-131-2/+2
* Added the L2 management, and an option on cache disable.isiora2018-04-132-29/+58
* Added the L2 management, and an option on cache disable.isiora2018-04-132-29/+56
* Added ARM_SUPPORTS_L2CC.isiora2018-04-131-1/+3
* FIxed the path of mmu.cisiora2018-04-131-1/+1
* Fixed ID number 1 and 73 as per datasheet errata.isiora2018-04-131-7/+3
* Added ID_PMC and ID_RSTCedolomb2018-04-131-0/+2
* Added ID_PMC and ID_RSTCedolomb2018-04-131-0/+2
* Fixed bug #935.Giovanni Di Sirio2018-04-1311-108/+109
* Re-added temporary Aes wrapperedolomb2018-04-111-1/+6
* STM32L4+ preliminary work.Giovanni Di Sirio2018-04-041-3/+12
* Fixed a problem in the new clean rule.Giovanni Di Sirio2018-03-236-24/+60
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11832 110e8d01-0319-4d1...isiora2018-03-211-0/+46
* update hal crypto sha lld, added integration with wolfcryptareviu2018-03-191-6/+0
* Changed domains in TLB from 'manager' to 'client' in order to enable the sect...isiora2018-03-151-27/+27
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11729 110e8d01-0319-4d1...Giovanni Di Sirio2018-03-136-11/+17
* Changed domains in TLB from 'manager' to 'client' in order to enable the sect...isiora2018-03-081-27/+27
* Aligned SPC5 GHS linker scripts.Giovanni Di Sirio2018-03-0812-180/+54
* New memory layout.isiora2018-03-071-2/+2
* Default ARM_ENABLE_WFI_IDLE to FALSE.isiora2018-03-071-1/+1
* New memory layout.isiora2018-03-071-2/+2
* Added option to enable L2.isiora2018-02-271-0/+13
* Small changes.isiora2018-02-271-7/+7
* Added option to enable L2.isiora2018-02-271-0/+2
* Cleanup interworking code.isiora2018-02-273-31/+6
* Added option to enable L2.isiora2018-02-272-26/+13
* Cleanup interworking code.isiora2018-02-273-30/+6
* Added temporary Aes wrapperedolomb2018-02-261-1/+5
* Minor changesedolomb2018-02-261-1/+2
* Commented inclusionedolomb2018-02-161-1/+1
* Commented inclusionedolomb2018-02-161-1/+1
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11478 35acf78f-673a-041...Giovanni Di Sirio2018-02-111-1/+0
* Fixed bug #916.Giovanni Di Sirio2018-02-071-0/+9
* Fixed small problem in unhandled exceptions handler.Giovanni Di Sirio2018-02-051-1/+2
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11401 35acf78f-673a-041...isiora2018-01-241-0/+2
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11400 35acf78f-673a-041...isiora2018-01-241-0/+2
* Added entries and demo for STM32F7x2/F7x3 support.Giovanni Di Sirio2018-01-222-1/+138
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11383 35acf78f-673a-041...isiora2018-01-202-8/+0
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11382 35acf78f-673a-041...isiora2018-01-201-2/+0
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11381 35acf78f-673a-041...isiora2018-01-202-8/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-02 07:00:46 +0000