aboutsummaryrefslogtreecommitdiffstats
path: root/os/common/startup/ARMCAx-TZ/devices
Commit message (Expand)AuthorAgeFilesLines
* Readded Aes wrapperedolomb2018-04-131-0/+3
* Fixed bugsedolomb2018-04-131-0/+4
* Added ARM_SUPPORTS_L2CC.isiora2018-04-131-2/+2
* Added the L2 management, and an option on cache disable.isiora2018-04-132-29/+58
* Fixed ID number 1 and 73 as per datasheet errata.isiora2018-04-131-7/+3
* Added ID_PMC and ID_RSTCedolomb2018-04-131-0/+2
* Re-added temporary Aes wrapperedolomb2018-04-111-1/+6
* update hal crypto sha lld, added integration with wolfcryptareviu2018-03-191-6/+0
* Changed domains in TLB from 'manager' to 'client' in order to enable the sect...isiora2018-03-081-27/+27
* Added option to enable L2.isiora2018-02-271-0/+13
* Small changes.isiora2018-02-271-7/+7
* Added option to enable L2.isiora2018-02-271-0/+2
* Added temporary Aes wrapperedolomb2018-02-261-1/+5
* Minor changesedolomb2018-02-261-1/+2
* Commented inclusionedolomb2018-02-161-1/+1
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11401 35acf78f-673a-041...isiora2018-01-241-0/+2
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11383 35acf78f-673a-041...isiora2018-01-202-8/+0
* Mass update of the Apache 2.0 license statement.Giovanni Di Sirio2018-01-203-474/+474
* Mass update of GPL license statement.Giovanni Di Sirio2018-01-202-2/+2
* Minor changes.isiora2018-01-182-3/+2
* Enabled ARM cycle counteredolomb2018-01-101-0/+9
* Invalidate D Cache and TLB before setup MMUisiora2017-11-251-3/+10
* minor changesisiora2017-11-221-3/+3
* Uses portability macros.isiora2017-11-221-1/+2
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11061 35acf78f-673a-041...isiora2017-11-222-2/+2
* MMU moduleisiora2017-11-222-0/+476
* Fixed mrc->mcrisiora2017-11-221-2/+2
* Splitted the ARM starup tree. Created an ARMCAx-TZ specific tree.isiora2017-11-1458-0/+20115
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 08:24:52 +0000