aboutsummaryrefslogtreecommitdiffstats
path: root/testhal/STM32/multi/WSPI-MFS/cfg/stm32l4r9_discovery/portab.c
diff options
context:
space:
mode:
Diffstat (limited to 'testhal/STM32/multi/WSPI-MFS/cfg/stm32l4r9_discovery/portab.c')
-rw-r--r--testhal/STM32/multi/WSPI-MFS/cfg/stm32l4r9_discovery/portab.c10
1 files changed, 10 insertions, 0 deletions
diff --git a/testhal/STM32/multi/WSPI-MFS/cfg/stm32l4r9_discovery/portab.c b/testhal/STM32/multi/WSPI-MFS/cfg/stm32l4r9_discovery/portab.c
index 652d32898..bf15f000d 100644
--- a/testhal/STM32/multi/WSPI-MFS/cfg/stm32l4r9_discovery/portab.c
+++ b/testhal/STM32/multi/WSPI-MFS/cfg/stm32l4r9_discovery/portab.c
@@ -34,6 +34,16 @@
/* Module exported variables. */
/*===========================================================================*/
+const WSPIConfig WSPIcfg1 = {
+ .end_cb = NULL,
+ .dcr1 = STM32_DCR1_MTYP(1U) | /* Macronix mode. */
+ STM32_DCR1_DEVSIZE(26U) | /* 64MB device. */
+ STM32_DCR1_CSHT(1U), /* NCS 2 cycles delay. */
+ .dcr2 = STM32_DCR2_PRESCALER(1U), /* Clock is AHB / 2. */
+ .dcr3 = 0U,
+ .dcr4 = 0U
+};
+
/*===========================================================================*/
/* Module local types. */
/*===========================================================================*/