aboutsummaryrefslogtreecommitdiffstats
path: root/testhal/LPC122x/IRQ_STORM/mcuconf.h
diff options
context:
space:
mode:
Diffstat (limited to 'testhal/LPC122x/IRQ_STORM/mcuconf.h')
-rw-r--r--testhal/LPC122x/IRQ_STORM/mcuconf.h88
1 files changed, 88 insertions, 0 deletions
diff --git a/testhal/LPC122x/IRQ_STORM/mcuconf.h b/testhal/LPC122x/IRQ_STORM/mcuconf.h
new file mode 100644
index 000000000..fca6b4cf9
--- /dev/null
+++ b/testhal/LPC122x/IRQ_STORM/mcuconf.h
@@ -0,0 +1,88 @@
+/*
+ ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010,
+ 2011,2012,2013 Giovanni Di Sirio.
+
+ This file is part of ChibiOS/RT.
+
+ ChibiOS/RT is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License as published by
+ the Free Software Foundation; either version 3 of the License, or
+ (at your option) any later version.
+
+ ChibiOS/RT is distributed in the hope that it will be useful,
+ but WITHOUT ANY WARRANTY; without even the implied warranty of
+ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ GNU General Public License for more details.
+
+ You should have received a copy of the GNU General Public License
+ along with this program. If not, see <http://www.gnu.org/licenses/>.
+*/
+
+/*
+ * LPC1227 drivers configuration.
+ * The following settings override the default settings present in
+ * the various device driver implementation headers.
+ * Note that the settings for each driver only have effect if the driver
+ * is enabled in halconf.h.
+ *
+ * IRQ priorities:
+ * 3...0 Lowest...highest.
+ */
+
+/*
+ * HAL driver system settings.
+ */
+#define LPC122x_PLLCLK_SOURCE SYSPLLCLKSEL_SYSOSC
+#define LPC122x_SYSPLL_MUL 3
+#define LPC122x_SYSPLL_DIV 8
+#define LPC122x_MAINCLK_SOURCE SYSMAINCLKSEL_PLLOUT
+#define LPC122x_SYSABHCLK_DIV 1
+
+/*
+ * ADC driver system settings.
+ */
+
+/*
+ * CAN driver system settings.
+ */
+
+/*
+ * GPT driver system settings.
+ */
+#define LPC122x_GPT_USE_CT16B0 TRUE
+#define LPC122x_GPT_USE_CT16B1 TRUE
+#define LPC122x_GPT_USE_CT32B0 TRUE
+#define LPC122x_GPT_USE_CT32B1 TRUE
+#define LPC122x_GPT_CT16B0_IRQ_PRIORITY 1
+#define LPC122x_GPT_CT16B1_IRQ_PRIORITY 3
+#define LPC122x_GPT_CT32B0_IRQ_PRIORITY 2
+#define LPC122x_GPT_CT32B1_IRQ_PRIORITY 2
+
+/*
+ * PWM driver system settings.
+ */
+
+/*
+ * SERIAL driver system settings.
+ */
+#define LPC122x_SERIAL_USE_UART0 TRUE
+#define LPC122x_SERIAL_FIFO_PRELOAD 16
+#define LPC122x_SERIAL_UART0CLKDIV 1
+#define LPC122x_SERIAL_UART0_IRQ_PRIORITY 3
+#define LPC122x_SERIAL_TXD0_SELECTOR TXD0_IS_PIO0_2
+#define LPC122x_SERIAL_RXD0_SELECTOR RXD0_IS_PIO0_1
+
+#define LPC122x_SERIAL_USE_UART1 FALSE
+#define LPC122x_SERIAL_FIFO_PRELOAD 16
+#define LPC122x_SERIAL_UART1CLKDIV 1
+#define LPC122x_SERIAL_UART1_IRQ_PRIORITY 3
+#define LPC122x_SERIAL_RXD1_SELECTOR RXD1_IS_PIO0_8
+#define LPC122x_SERIAL_TXD1_SELECTOR TXD1_IS_PIO0_9
+
+/*
+ * SPI driver system settings.
+ */
+#define LPC122x_SPI_USE_SSP0 TRUE
+#define LPC122x_SPI_SSP0CLKDIV 1
+#define LPC122x_SPI_SSP0_IRQ_PRIORITY 1
+#define LPC122x_SPI_SSP_ERROR_HOOK(spip) chSysHalt()