aboutsummaryrefslogtreecommitdiffstats
path: root/os/rt/ports/ARM/chcore.h
diff options
context:
space:
mode:
Diffstat (limited to 'os/rt/ports/ARM/chcore.h')
-rw-r--r--os/rt/ports/ARM/chcore.h14
1 files changed, 10 insertions, 4 deletions
diff --git a/os/rt/ports/ARM/chcore.h b/os/rt/ports/ARM/chcore.h
index 9f255ccd2..b660323c7 100644
--- a/os/rt/ports/ARM/chcore.h
+++ b/os/rt/ports/ARM/chcore.h
@@ -268,6 +268,12 @@ struct context {
((size_t)(n)) + ((size_t)(PORT_INT_REQUIRED_STACK)))
/**
+ * @brief Priority level verification macro.
+ * @todo Add the required parameters to armparams.h.
+ */
+#define PORT_IRQ_IS_VALID_PRIORITY(n) false
+
+/**
* @brief IRQ prologue code.
* @details This macro must be inserted at the start of all IRQ handlers
* enabled to invoke system APIs.
@@ -474,10 +480,10 @@ static inline void port_disable(void) {
__asm volatile ("bl _port_disable_thumb" : : : "r3", "lr", "memory");
#else
__asm volatile ("mrs r3, CPSR \n\t"
- "orr r3, #0x80 \n\t"
- "msr CPSR_c, r3 \n\t"
- "orr r3, #0x40 \n\t"
- "msr CPSR_c, r3" : : : "r3", "memory");
+ "orr r3, #0x80 \n\t"
+ "msr CPSR_c, r3 \n\t"
+ "orr r3, #0x40 \n\t"
+ "msr CPSR_c, r3" : : : "r3", "memory");
#endif
}