aboutsummaryrefslogtreecommitdiffstats
path: root/os/hal/ports/STM32/STM32L0xx/hal_lld.h
diff options
context:
space:
mode:
Diffstat (limited to 'os/hal/ports/STM32/STM32L0xx/hal_lld.h')
-rw-r--r--os/hal/ports/STM32/STM32L0xx/hal_lld.h20
1 files changed, 10 insertions, 10 deletions
diff --git a/os/hal/ports/STM32/STM32L0xx/hal_lld.h b/os/hal/ports/STM32/STM32L0xx/hal_lld.h
index 7958d8f6b..bd65fff4c 100644
--- a/os/hal/ports/STM32/STM32L0xx/hal_lld.h
+++ b/os/hal/ports/STM32/STM32L0xx/hal_lld.h
@@ -990,7 +990,7 @@
/**
* @brief USART1 frequency.
*/
-#if STM32_USART1SEL == STM32_USART1SEL_APB
+#if (STM32_USART1SEL == STM32_USART1SEL_APB) || defined(__DOXYGEN)
#define STM32_USART1CLK STM32_PCLK2
#elif STM32_USART1SEL == STM32_USART1SEL_SYSCLK
#define STM32_USART1CLK STM32_SYSCLK
@@ -1005,8 +1005,8 @@
/**
* @brief USART2 frequency.
*/
-#if STM32_USART2SEL == STM32_USART2SEL_APB
-#define STM32_USART2CLK STM32_PCLK2
+#if (STM32_USART2SEL == STM32_USART2SEL_APB) || defined(__DOXYGEN)
+#define STM32_USART2CLK STM32_PCLK1
#elif STM32_USART2SEL == STM32_USART2SEL_SYSCLK
#define STM32_USART2CLK STM32_SYSCLK
#elif STM32_USART2SEL == STM32_USART2SEL_HSI16
@@ -1014,14 +1014,14 @@
#elif STM32_USART2SEL == STM32_USART2SEL_LSE
#define STM32_USART2CLK STM32_LSECLK
#else
-#error "invalid source selected for USART1 clock"
+#error "invalid source selected for USART2 clock"
#endif
/**
* @brief LPUART1 frequency.
*/
-#if STM32_LPUART1SEL == STM32_LPUART1SEL_APB
-#define STM32_LPUART1CLK STM32_PCLK2
+#if (STM32_LPUART1SEL == STM32_LPUART1SEL_APB) || defined(__DOXYGEN)
+#define STM32_LPUART1CLK STM32_PCLK1
#elif STM32_LPUART1SEL == STM32_LPUART1SEL_SYSCLK
#define STM32_LPUART1CLK STM32_SYSCLK
#elif STM32_LPUART1SEL == STM32_LPUART1SEL_HSI16
@@ -1035,8 +1035,8 @@
/**
* @brief I2C1 frequency.
*/
-#if STM32_I2C1SEL == STM32_I2C1SEL_APB
-#define STM32_I2C1CLK STM32_PCLK2
+#if (STM32_I2C1SEL == STM32_I2C1SEL_APB) || defined(__DOXYGEN)
+#define STM32_I2C1CLK STM32_PCLK1
#elif STM32_I2C1SEL == STM32_I2C1SEL_SYSCLK
#define STM32_I2C1CLK STM32_SYSCLK
#elif STM32_I2C1SEL == STM32_I2C1SEL_HSI16
@@ -1048,8 +1048,8 @@
/**
* @brief LPTIM1 frequency.
*/
-#if STM32_LPTIM1SEL == STM32_LPTIM1SEL_APB
-#define STM32_LPTIM1CLK STM32_PCLK2
+#if (STM32_LPTIM1SEL == STM32_LPTIM1SEL_APB) || defined(__DOXYGEN)
+#define STM32_LPTIM1CLK STM32_PCLK1
#elif STM32_LPTIM1SEL == STM32_LPTIM1SEL_SYSCLK
#define STM32_LPTIM1CLK STM32_SYSCLK
#elif STM32_LPTIM1SEL == STM32_LPTIM1SEL_HSI16