aboutsummaryrefslogtreecommitdiffstats
path: root/os/hal/ports/STM32/STM32H7xx/stm32_rcc.h
diff options
context:
space:
mode:
Diffstat (limited to 'os/hal/ports/STM32/STM32H7xx/stm32_rcc.h')
-rw-r--r--os/hal/ports/STM32/STM32H7xx/stm32_rcc.h6
1 files changed, 3 insertions, 3 deletions
diff --git a/os/hal/ports/STM32/STM32H7xx/stm32_rcc.h b/os/hal/ports/STM32/STM32H7xx/stm32_rcc.h
index d5a1c6de7..12eb76574 100644
--- a/os/hal/ports/STM32/STM32H7xx/stm32_rcc.h
+++ b/os/hal/ports/STM32/STM32H7xx/stm32_rcc.h
@@ -472,21 +472,21 @@
*
* @api
*/
-#define rccEnableADC3(lp) rccEnableAPB2(RCC_APB2ENR_ADC3EN, lp)
+#define rccEnableADC3(lp) rccEnableAHB4(RCC_AHB4ENR_ADC3EN, lp)
/**
* @brief Disables the ADC3 peripheral clock.
*
* @api
*/
-#define rccDisableADC3() rccDisableAPB2(RCC_APB2ENR_ADC3EN)
+#define rccDisableADC3() rccDisableAHB4(RCC_AHB4ENR_ADC3EN)
/**
* @brief Resets the ADC3 peripheral.
*
* @api
*/
-#define rccResetADC3() rccResetAPB2(RCC_APB2RSTR_ADC3RST)
+#define rccResetADC3() rccResetAHB4(RCC_AHB4RSTR_ADC3RST)
/** @} */
/**