aboutsummaryrefslogtreecommitdiffstats
path: root/testhal/STM32F1xx/MAC/mcuconf.h
diff options
context:
space:
mode:
authorgdisirio <gdisirio@35acf78f-673a-0410-8e92-d51de3d6d3f4>2012-02-22 15:29:44 +0000
committergdisirio <gdisirio@35acf78f-673a-0410-8e92-d51de3d6d3f4>2012-02-22 15:29:44 +0000
commit209d46893b8a55f1bc2b9dd3db0d807d250e49de (patch)
treecdb4199acb08e978a8d405f33d9354922bb0a64f /testhal/STM32F1xx/MAC/mcuconf.h
parentb97d65b80fed63a5f31097652f9556659c2338d7 (diff)
downloadChibiOS-209d46893b8a55f1bc2b9dd3db0d807d250e49de.tar.gz
ChibiOS-209d46893b8a55f1bc2b9dd3db0d807d250e49de.tar.bz2
ChibiOS-209d46893b8a55f1bc2b9dd3db0d807d250e49de.zip
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@3969 35acf78f-673a-0410-8e92-d51de3d6d3f4
Diffstat (limited to 'testhal/STM32F1xx/MAC/mcuconf.h')
-rw-r--r--testhal/STM32F1xx/MAC/mcuconf.h15
1 files changed, 10 insertions, 5 deletions
diff --git a/testhal/STM32F1xx/MAC/mcuconf.h b/testhal/STM32F1xx/MAC/mcuconf.h
index e87bba983..7c7486270 100644
--- a/testhal/STM32F1xx/MAC/mcuconf.h
+++ b/testhal/STM32F1xx/MAC/mcuconf.h
@@ -41,16 +41,21 @@
#define STM32_HSE_ENABLED TRUE
#define STM32_LSE_ENABLED FALSE
#define STM32_SW STM32_SW_PLL
-#define STM32_PLLSRC STM32_PLLSRC_HSE
-#define STM32_PLLXTPRE STM32_PLLXTPRE_DIV1
+#define STM32_PLLSRC STM32_PLLSRC_PREDIV1
+#define STM32_PREDIV1SRC STM32_PREDIV1SRC_PLL2
+#define STM32_PREDIV1_VALUE 5
#define STM32_PLLMUL_VALUE 9
+#define STM32_PREDIV2_VALUE 5
+#define STM32_PLL2MUL_VALUE 8
+#define STM32_PLL3MUL_VALUE 10
#define STM32_HPRE STM32_HPRE_DIV1
#define STM32_PPRE1 STM32_PPRE1_DIV2
#define STM32_PPRE2 STM32_PPRE2_DIV2
#define STM32_ADCPRE STM32_ADCPRE_DIV4
-#define STM32_USB_CLOCK_REQUIRED TRUE
-#define STM32_USBPRE STM32_USBPRE_DIV1P5
-#define STM32_MCOSEL STM32_MCOSEL_NOCLOCK
+#define STM32_OTG_CLOCK_REQUIRED TRUE
+#define STM32_OTGFSPRE STM32_OTGFSPRE_DIV3
+#define STM32_I2S_CLOCK_REQUIRED FALSE
+#define STM32_MCOSEL STM32_MCOSEL_PLL2
#define STM32_RTCSEL STM32_RTCSEL_HSEDIV
#define STM32_PVD_ENABLE FALSE
#define STM32_PLS STM32_PLS_LEV0