diff options
| author | gdisirio <gdisirio@35acf78f-673a-0410-8e92-d51de3d6d3f4> | 2012-01-08 11:38:57 +0000 |
|---|---|---|
| committer | gdisirio <gdisirio@35acf78f-673a-0410-8e92-d51de3d6d3f4> | 2012-01-08 11:38:57 +0000 |
| commit | 040c4026cc184427e6f37495fa7fe6ce80d67d35 (patch) | |
| tree | 2645dbf643babb822dde86bcf4481612de378524 /testhal/STM32F1xx/MAC/mcuconf.h | |
| parent | 32d143ae634416a6cd40db219352b707cea2dcd3 (diff) | |
| download | ChibiOS-040c4026cc184427e6f37495fa7fe6ce80d67d35.tar.gz ChibiOS-040c4026cc184427e6f37495fa7fe6ce80d67d35.tar.bz2 ChibiOS-040c4026cc184427e6f37495fa7fe6ce80d67d35.zip | |
STM32F1xx devices clock configuration updated to make it similar to the newer STM32 devices.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@3763 35acf78f-673a-0410-8e92-d51de3d6d3f4
Diffstat (limited to 'testhal/STM32F1xx/MAC/mcuconf.h')
| -rw-r--r-- | testhal/STM32F1xx/MAC/mcuconf.h | 22 |
1 files changed, 11 insertions, 11 deletions
diff --git a/testhal/STM32F1xx/MAC/mcuconf.h b/testhal/STM32F1xx/MAC/mcuconf.h index 2890f7d5e..984ad7cd8 100644 --- a/testhal/STM32F1xx/MAC/mcuconf.h +++ b/testhal/STM32F1xx/MAC/mcuconf.h @@ -35,23 +35,23 @@ /*
* HAL driver system settings.
*/
-#define STM32_ACTIVATE_PLL1 TRUE
-#define STM32_ACTIVATE_PLL2 TRUE
-#define STM32_ACTIVATE_PLL3 TRUE
+#define STM32_NO_INIT FALSE
+#define STM32_HSI_ENABLED TRUE
+#define STM32_LSI_ENABLED FALSE
+#define STM32_HSE_ENABLED TRUE
+#define STM32_LSE_ENABLED FALSE
#define STM32_SW STM32_SW_PLL
-#define STM32_PLLSRC STM32_PLLSRC_PREDIV1
-#define STM32_PREDIV1SRC STM32_PREDIV1SRC_PLL2
-#define STM32_PREDIV1_VALUE 5
+#define STM32_PLLSRC STM32_PLLSRC_HSE
+#define STM32_PLLXTPRE STM32_PLLXTPRE_DIV1
#define STM32_PLLMUL_VALUE 9
-#define STM32_PREDIV2_VALUE 5
-#define STM32_PLL2MUL_VALUE 8
-#define STM32_PLL3MUL_VALUE 10
#define STM32_HPRE STM32_HPRE_DIV1
#define STM32_PPRE1 STM32_PPRE1_DIV2
#define STM32_PPRE2 STM32_PPRE2_DIV2
#define STM32_ADCPRE STM32_ADCPRE_DIV4
-#define STM32_OTGFSPRE STM32_OTGFSPRE_DIV3
-#define STM32_MCO STM32_MCO_PLL3
+#define STM32_USB_CLOCK_REQUIRED TRUE
+#define STM32_USBPRE STM32_USBPRE_DIV1P5
+#define STM32_MCOSEL STM32_MCOSEL_NOCLOCK
+#define STM32_RTCSEL STM32_RTCSEL_HSEDIV
#define STM32_PVD_ENABLE FALSE
#define STM32_PLS STM32_PLS_LEV0
|