diff options
author | Giovanni Di Sirio <gdisirio@gmail.com> | 2015-11-28 10:55:48 +0000 |
---|---|---|
committer | Giovanni Di Sirio <gdisirio@gmail.com> | 2015-11-28 10:55:48 +0000 |
commit | 56cf40e555db653dc503afe4e750f23ef5cb66d6 (patch) | |
tree | c6784562e3034df9520dd1f070e2c82d03f5c9f6 /testhal/STM32/STM32L0xx/SPI | |
parent | 03f609e27c2dca200fce5b42f3a3467570e718bd (diff) | |
download | ChibiOS-56cf40e555db653dc503afe4e750f23ef5cb66d6.tar.gz ChibiOS-56cf40e555db653dc503afe4e750f23ef5cb66d6.tar.bz2 ChibiOS-56cf40e555db653dc503afe4e750f23ef5cb66d6.zip |
STM32 LPUART1 support added.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@8539 35acf78f-673a-0410-8e92-d51de3d6d3f4
Diffstat (limited to 'testhal/STM32/STM32L0xx/SPI')
-rw-r--r-- | testhal/STM32/STM32L0xx/SPI/mcuconf.h | 8 |
1 files changed, 5 insertions, 3 deletions
diff --git a/testhal/STM32/STM32L0xx/SPI/mcuconf.h b/testhal/STM32/STM32L0xx/SPI/mcuconf.h index 676b4a18c..55b1aa8fd 100644 --- a/testhal/STM32/STM32L0xx/SPI/mcuconf.h +++ b/testhal/STM32/STM32L0xx/SPI/mcuconf.h @@ -41,9 +41,9 @@ #define STM32_PVD_ENABLE FALSE
#define STM32_PLS STM32_PLS_LEV0
#define STM32_HSI16_ENABLED TRUE
-#define STM32_LSI_ENABLED TRUE
+#define STM32_LSI_ENABLED FALSE
#define STM32_HSE_ENABLED FALSE
-#define STM32_LSE_ENABLED FALSE
+#define STM32_LSE_ENABLED TRUE
#define STM32_ADC_CLOCK_ENABLED TRUE
#define STM32_USB_CLOCK_ENABLED TRUE
#define STM32_MSIRANGE STM32_MSIRANGE_2M
@@ -56,7 +56,7 @@ #define STM32_PPRE2 STM32_PPRE2_DIV1
#define STM32_MCOSEL STM32_MCOSEL_NOCLOCK
#define STM32_MCOPRE STM32_MCOPRE_DIV1
-#define STM32_RTCSEL STM32_RTCSEL_LSI
+#define STM32_RTCSEL STM32_RTCSEL_LSE
#define STM32_RTCPRE STM32_RTCPRE_DIV2
#define STM32_USART1SEL STM32_USART1SEL_APB
#define STM32_USART2SEL STM32_USART2SEL_APB
@@ -127,8 +127,10 @@ */
#define STM32_SERIAL_USE_USART1 FALSE
#define STM32_SERIAL_USE_USART2 FALSE
+#define STM32_SERIAL_USE_LPUART1 FALSE
#define STM32_SERIAL_USART1_PRIORITY 3
#define STM32_SERIAL_USART2_PRIORITY 3
+#define STM32_SERIAL_LPUART1_PRIORITY 3
/*
* SPI driver system settings.
|