aboutsummaryrefslogtreecommitdiffstats
path: root/os/hal
diff options
context:
space:
mode:
authoredolomb <none@example.com>2018-02-26 22:16:50 +0000
committeredolomb <none@example.com>2018-02-26 22:16:50 +0000
commit587c2eda5f0b5b4c11351e4e61f8f5e54691fe42 (patch)
tree0c79619d0c7ce2fbd1bda37f425a70c63b3851e4 /os/hal
parent1cccdebb871e2889e32ae2ba6589315adf6e02bc (diff)
downloadChibiOS-587c2eda5f0b5b4c11351e4e61f8f5e54691fe42.tar.gz
ChibiOS-587c2eda5f0b5b4c11351e4e61f8f5e54691fe42.tar.bz2
ChibiOS-587c2eda5f0b5b4c11351e4e61f8f5e54691fe42.zip
Modified burst size
git-svn-id: https://svn.code.sf.net/p/chibios/svn2/trunk@11556 110e8d01-0319-4d1e-a829-52ad28d1bb01
Diffstat (limited to 'os/hal')
-rw-r--r--os/hal/ports/SAMA/LLD/USARTv1/hal_uart_lld.c40
1 files changed, 20 insertions, 20 deletions
diff --git a/os/hal/ports/SAMA/LLD/USARTv1/hal_uart_lld.c b/os/hal/ports/SAMA/LLD/USARTv1/hal_uart_lld.c
index abf5f9e9b..8415366a7 100644
--- a/os/hal/ports/SAMA/LLD/USARTv1/hal_uart_lld.c
+++ b/os/hal/ports/SAMA/LLD/USARTv1/hal_uart_lld.c
@@ -642,7 +642,7 @@ void uart_lld_init(void) {
UARTD0.uart = UART0;
UARTD0.clock = SAMA_UART0CLK;
UARTD0.rxdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_PER2MEM |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -653,7 +653,7 @@ void uart_lld_init(void) {
XDMAC_CC_DAM_INCREMENTED_AM |
XDMAC_CC_PERID(PERID_UART0_RX);
UARTD0.txdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_MEM2PER |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -675,7 +675,7 @@ void uart_lld_init(void) {
UARTD1.uart = UART1;
UARTD1.clock = SAMA_UART1CLK;
UARTD1.rxdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_PER2MEM |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -686,7 +686,7 @@ void uart_lld_init(void) {
XDMAC_CC_DAM_INCREMENTED_AM |
XDMAC_CC_PERID(PERID_UART1_RX);
UARTD1.txdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_MEM2PER |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -708,7 +708,7 @@ void uart_lld_init(void) {
UARTD2.uart = UART2;
UARTD2.clock = SAMA_UART2CLK;
UARTD2.rxdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_PER2MEM |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -719,7 +719,7 @@ void uart_lld_init(void) {
XDMAC_CC_DAM_INCREMENTED_AM |
XDMAC_CC_PERID(PERID_UART2_RX);
UARTD2.txdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_MEM2PER |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -741,7 +741,7 @@ void uart_lld_init(void) {
UARTD3.uart = UART3;
UARTD3.clock = SAMA_UART3CLK;
UARTD3.rxdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_PER2MEM |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -752,7 +752,7 @@ void uart_lld_init(void) {
XDMAC_CC_DAM_INCREMENTED_AM |
XDMAC_CC_PERID(PERID_UART3_RX);
UARTD3.txdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_MEM2PER |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -774,7 +774,7 @@ void uart_lld_init(void) {
UARTD4.uart = UART4;
UARTD4.clock = SAMA_UART4CLK;
UARTD4.rxdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_PER2MEM |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -785,7 +785,7 @@ void uart_lld_init(void) {
XDMAC_CC_DAM_INCREMENTED_AM |
XDMAC_CC_PERID(PERID_UART4_RX);
UARTD4.txdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_MEM2PER |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -808,7 +808,7 @@ void uart_lld_init(void) {
FUARTD0.usart = USART0;
FUARTD0.clock = SAMA_FLEXCOM0CLK;
FUARTD0.rxdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_PER2MEM |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -819,7 +819,7 @@ void uart_lld_init(void) {
XDMAC_CC_DAM_INCREMENTED_AM |
XDMAC_CC_PERID(PERID_FLEXCOM0_RX);
FUARTD0.txdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_MEM2PER |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -842,7 +842,7 @@ void uart_lld_init(void) {
FUARTD1.usart = USART1;
FUARTD1.clock = SAMA_FLEXCOM1CLK;
FUARTD1.rxdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_PER2MEM |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -853,7 +853,7 @@ void uart_lld_init(void) {
XDMAC_CC_DAM_INCREMENTED_AM |
XDMAC_CC_PERID(PERID_FLEXCOM1_RX);
FUARTD1.txdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_MEM2PER |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -876,7 +876,7 @@ void uart_lld_init(void) {
FUARTD2.usart = USART2;
FUARTD2.clock = SAMA_FLEXCOM2CLK;
FUARTD2.rxdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_PER2MEM |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -887,7 +887,7 @@ void uart_lld_init(void) {
XDMAC_CC_DAM_INCREMENTED_AM |
XDMAC_CC_PERID(PERID_FLEXCOM2_RX);
FUARTD2.txdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_MEM2PER |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -910,7 +910,7 @@ void uart_lld_init(void) {
FUARTD3.usart = USART3;
FUARTD3.clock = SAMA_FLEXCOM3CLK;
FUARTD3.rxdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_PER2MEM |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -921,7 +921,7 @@ void uart_lld_init(void) {
XDMAC_CC_DAM_INCREMENTED_AM |
XDMAC_CC_PERID(PERID_FLEXCOM3_RX);
FUARTD3.txdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_MEM2PER |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -944,7 +944,7 @@ void uart_lld_init(void) {
FUARTD4.usart = USART4;
FUARTD4.clock = SAMA_FLEXCOM4CLK;
FUARTD4.rxdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_PER2MEM |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
@@ -955,7 +955,7 @@ void uart_lld_init(void) {
XDMAC_CC_DAM_INCREMENTED_AM |
XDMAC_CC_PERID(PERID_FLEXCOM4_RX);
FUARTD4.txdmamode = XDMAC_CC_TYPE_PER_TRAN |
- XDMAC_CC_MBSIZE_SINGLE |
+ XDMAC_CC_MBSIZE_SIXTEEN |
XDMAC_CC_DSYNC_MEM2PER |
XDMAC_CC_PROT_SEC |
XDMAC_CC_CSIZE_CHK_1 |
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-28 16:12:18 +0000