aboutsummaryrefslogtreecommitdiffstats
path: root/os/hal/boards/ST_NUCLEO_L476RG/board.h
diff options
context:
space:
mode:
authorGiovanni Di Sirio <gdisirio@gmail.com>2016-02-28 09:03:32 +0000
committerGiovanni Di Sirio <gdisirio@gmail.com>2016-02-28 09:03:32 +0000
commit98ef475714df436553966f278e472b8e593401c5 (patch)
treeb373b4e14ac2d490f458cba4e4c8f356760baaa0 /os/hal/boards/ST_NUCLEO_L476RG/board.h
parent18543d21c71037cf9ff3f16bf25d5ca425939914 (diff)
downloadChibiOS-98ef475714df436553966f278e472b8e593401c5.tar.gz
ChibiOS-98ef475714df436553966f278e472b8e593401c5.tar.bz2
ChibiOS-98ef475714df436553966f278e472b8e593401c5.zip
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@8979 35acf78f-673a-0410-8e92-d51de3d6d3f4
Diffstat (limited to 'os/hal/boards/ST_NUCLEO_L476RG/board.h')
-rw-r--r--os/hal/boards/ST_NUCLEO_L476RG/board.h12
1 files changed, 6 insertions, 6 deletions
diff --git a/os/hal/boards/ST_NUCLEO_L476RG/board.h b/os/hal/boards/ST_NUCLEO_L476RG/board.h
index 3aeba5695..f0b1af863 100644
--- a/os/hal/boards/ST_NUCLEO_L476RG/board.h
+++ b/os/hal/boards/ST_NUCLEO_L476RG/board.h
@@ -376,11 +376,11 @@
PIN_AFIO_AF(GPIOA_SWDIO, 0) | \
PIN_AFIO_AF(GPIOA_SWCLK, 0) | \
PIN_AFIO_AF(GPIOA_PIN15, 0))
-#define VAL_GPIOA_ASCR (PIN_ASCR_DISABLED(GPIOA_ARD_A0) | \
- PIN_ASCR_DISABLED(GPIOA_ARD_A1) | \
+#define VAL_GPIOA_ASCR (PIN_ASCR_ENABLED(GPIOA_ARD_A0) | \
+ PIN_ASCR_ENABLED(GPIOA_ARD_A1) | \
PIN_ASCR_DISABLED(GPIOA_ARD_D1) | \
PIN_ASCR_DISABLED(GPIOA_ARD_D0) | \
- PIN_ASCR_DISABLED(GPIOA_ARD_A2) | \
+ PIN_ASCR_ENABLED(GPIOA_ARD_A2) | \
PIN_ASCR_DISABLED(GPIOA_ARD_D13) | \
PIN_ASCR_DISABLED(GPIOA_ARD_D12) | \
PIN_ASCR_DISABLED(GPIOA_ARD_D11) | \
@@ -525,7 +525,7 @@
PIN_AFIO_AF(GPIOB_PIN13, 0) | \
PIN_AFIO_AF(GPIOB_PIN14, 0) | \
PIN_AFIO_AF(GPIOB_PIN15, 0))
-#define VAL_GPIOB_ASCR (PIN_ASCR_DISABLED(GPIOB_ARD_A3) | \
+#define VAL_GPIOB_ASCR (PIN_ASCR_ENABLED(GPIOB_ARD_A3) | \
PIN_ASCR_DISABLED(GPIOB_PIN1) | \
PIN_ASCR_DISABLED(GPIOB_PIN2) | \
PIN_ASCR_DISABLED(GPIOB_ARD_D3) | \
@@ -674,8 +674,8 @@
PIN_AFIO_AF(GPIOC_BUTTON, 0) | \
PIN_AFIO_AF(GPIOC_PIN14, 0) | \
PIN_AFIO_AF(GPIOC_PIN15, 0))
-#define VAL_GPIOC_ASCR (PIN_ASCR_DISABLED(GPIOC_ARD_A5) | \
- PIN_ASCR_DISABLED(GPIOC_ARD_A4) | \
+#define VAL_GPIOC_ASCR (PIN_ASCR_ENABLED(GPIOC_ARD_A5) | \
+ PIN_ASCR_ENABLED(GPIOC_ARD_A4) | \
PIN_ASCR_DISABLED(GPIOC_PIN2) | \
PIN_ASCR_DISABLED(GPIOC_PIN3) | \
PIN_ASCR_DISABLED(GPIOC_PIN4) | \